Dynamic magnetic information storage or retrieval – General processing of a digital signal – Data verification
Patent
1998-01-30
2000-04-18
Kim, W. Chris
Dynamic magnetic information storage or retrieval
General processing of a digital signal
Data verification
360 41, G11B 509
Patent
active
060522488
ABSTRACT:
A sampled amplitude read channel is disclosed for disk storage systems employing a run-length limited (RLL) d=1 channel code which compensates for partial erasure, and a parity channel code for enhancing the operation of a remod/demod sequence detector. During a write operation, after encoding the user data into codewords comprising the RLL d=1 constraint, the parity over one interleave of a block of NRZI bits is computed and two parity bits appended to form a parity codeword. For an even number of "1" bits in the block, the parity bits are set to "00". For an odd number of "1" bits in the block, the parity bits are set to "10" if the codeword ends with a "0" bit and to "01" if the codeword ends with a "1" bit, thereby maintaining the RLL d=1 constraint. Thus, a parity codeword will always comprise an even number of "1" bits (even parity). During read back, a parity syndrome is generated over a detected parity codeword; if the parity syndrome indicates the codeword comprises an odd number of "1" bits (odd parity), then the codeword is corrected according to the most likely error made by the remod/demod sequence detector. As a result, the remod/demod sequence detector of the present invention approaches the distance enhanced performance of matching a trellis state machine to the parity constraint, but with significantly less circuitry.
REFERENCES:
patent: 5521945 (1996-05-01), Knudson
patent: 5544178 (1996-08-01), Zook
patent: 5576707 (1996-11-01), Zook
patent: 5774286 (1998-06-01), Shimoda
patent: 5774470 (1998-06-01), Nishiya et al.
patent: 5844741 (1998-12-01), Yamakawa et al.
patent: 5926490 (1999-07-01), Reed et al.
patent: 5938790 (1999-08-01), Marrow
patent: 5949831 (1999-09-01), Coker et al.
US application No. 08/681,678, filed Jul. 29, 1996, Reed et al.
US application No. 08/862,493, filed May 23, 1997, Reed et al.
Roger Wood, "Turbo-PRML: A Compromise EPRML Detector," IEEE Transactions on Magnetics, vol. 29, No. 6, Nov. 1993. (pp. 4018-4020).
Hideyuki Yamakawa, "SPERD: Simplified Partial Error Response Detection," IEEE Inter Mag '95, San Antonio, Texas, Apr. 1995.
Takushi Nishiya, "PERD: Partial Error Response Detection," IEEE Inter Mag '95, San Antonio, Texas, Apr. 1995.
Takushi Nishiya and Hideyuki Yamakawa, "PERD: Partial Error Response Detection," IEEE Transactions on Magnetics, vol. 31, No. 6, Nov. 1995.
Peter A. McEwen and Jack K. Wolf, "Trellis Codes for (1,k) E2PRM4ML with Squared Distance 18", IEEE Transactions on Magnetics, vol. 32, No. 5, Sep. 1996. (pp. 3995-3997).
J. Hagenauer and P. Hoeher, "A Viterbi Algorithm with Soft-Decision Outputs and its Applications", Conference Proceedings, IEEE Globecom, Dallas, TX, Nov., 1989. (pp. 1680-1686).
Bahl et al, "Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate", IEEE Trans. on Information Theory, Mar. 1974. (pp. 284-287).
Bliss William G.
Reed David E.
Cirrus Logic Inc.
Kim W. Chris
Sheerin Howard H.
Shifrin Dan
LandOfFree
Parity channel code for enhancing the operation of a remod/demod does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parity channel code for enhancing the operation of a remod/demod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity channel code for enhancing the operation of a remod/demod will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2341058