Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1999-01-09
2003-07-22
Cangialosi, Salvatore (Department: 2661)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S512000
Reexamination Certificate
active
06597706
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to a parity bit extraction/insertion system that processes the data in parallel using a single clock signal.
BACKGROUND OF THE INVENTION
A data receiver typically uses a parity extraction circuit to locate a parity bit contained in a parallel bit stream of data bytes. Usually, the parity bit is the Nth bit in the parallel bit stream, for example, the 65th bit. The parity bit, as is well-known, gives the parity, odd or even, for the preceding bits of the parallel bit stream.
The location of the parity bit may be readily determined by converting the parallel bit stream to a serial bit stream to count the data bits in a conventional manner. The data bit occupying the 65th bit position in the serial stream would then be extracted as the parity bit. It is noted that if the data bytes are received and converted into a serial bit stream at a first clock rate, e.g., a rate of x bits/second, then, they must be counted at a higher data rate of at least mx bits/second. What this means is that at the circuit level, a clock boundary would exist between the two clock rates at the input and at the output of the parity bit extractor circuit.
As is well-known, a designer may use a number of different commercially available software tools to design an Application Specific Integrated Circuit (ASIC). These tools include, for example, timing analysis software, gate synthesis software, layout software, etc. Disadvantageously, such software is not particularly adapted to handle a circuit containing a clock boundary. To deal with this shortcoming, a designer has to partition the circuit at the clock boundary and synthesize the partitioned sections independently using the software tools. However, the timing analysis between the sections as well as the gate synthesis and layout of the interface between the sections must be done manually, which is, indeed, an arduous and complex task to complete properly.
It is apparent from the foregoing that the clock boundary problem would also be applicable to a parity bit insertion circuit.
SUMMARY OF THE INVENTION
The design of data network apparatus on an ASIC is greatly enhanced, in accordance with the invention, by using a parity bit extraction circuit and a parity bit insertion circuit which employ a single clock signal and do not convert the incoming parallel data stream into a serial data stream.
These and other aspects of the claimed invention will be appreciated from the ensuing detailed description and accompanying drawings.
REFERENCES:
patent: 4914655 (1990-04-01), Johannes et al.
patent: 5311170 (1994-05-01), Wachi et al.
patent: 5765009 (1998-06-01), Ishizaka
patent: 5959987 (1999-09-01), Humphrey et al.
patent: 6243847 (2001-06-01), McClellan et al.
Cangialosi Salvatore
Lucent Technologies - Inc.
LandOfFree
Parity bit extraction and insertion arrangement for a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parity bit extraction and insertion arrangement for a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity bit extraction and insertion arrangement for a data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3021928