Parity-based error detection in a memory controller

Details Parity-based error detection in a memory controller Parity-based error detection in a memory controller

1992-09-29

1996-07-16

Beausoliel, Jr., Robert W.

Excavating

371 492, 371 48, G06F 1110

Patent

active

055374255

ABSTRACT:
A memory controller parity system that detects both even and odd bit errors in memory addresses and global errors in memory data. The parity system detects errors in any memory system employing an address bus or data allocation map. It is effective for applications requiring random memory accesses as well as in blocked-data accesses such as in controller buffer memories for servicing disk file systems and tape storage systems. The controller stores data in memory together with a single appended global parity bit representing (n-1) bits from an n-bit address, thereby detecting both even and odd fixed errors over time. A p-bit identification register can be added to the controller to facilitate detection over time of global data errors arising from data allocation map errors during the data storage period. The single-bit parity scheme is compatible with existing single-bit parity memory systems.

REFERENCES:
patent: 3585378 (1971-05-01), Bouricius
patent: 3599146 (1971-08-01), Weisbecker
patent: 3789204 (1974-01-01), Barlow
patent: 3887901 (1975-06-01), Moore, III
patent: 4345328 (1982-08-01), White
patent: 4417339 (1983-11-01), Cantarella
patent: 4652321 (1987-03-01), Woffinden et al.
patent: 4757440 (1988-07-01), Scheuneman
patent: 4774712 (1988-09-01), Lewis
patent: 4785452 (1988-11-01), Petz et al.
patent: 4799222 (1989-01-01), Barlow et al.
patent: 5072450 (1991-12-01), Helm et al.
patent: 5280601 (1994-01-01), Desai et al.
patent: 5345582 (1994-09-01), Tsuchiya
"Preventing Address Misrecognition" by G. N. Martin & C. N. Wallis; IBM Bulletin; vol. 27, No. 8; Jan. 1985.
"Error Correction Codes With Address Checking" by T. L. Mann; IBM Bulletin; vol. 32, No. 1; Jun. 1989.

Affiliated with

Also associated with

Rating

Parity-based error detection in a memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parity-based error detection in a memory controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity-based error detection in a memory controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1790583