Boots – shoes – and leggings
Patent
1981-04-16
1984-09-25
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1300
Patent
active
044738773
ABSTRACT:
A memory expansion circuit for expanding computer memory capacity requiring a minimum of alterations to the host system is disclosed. The memory expansion circuit is parasitic in that it fully exploits address lines, data input and output lines, and control lines already available in the existing host computer system, and it is suitable for use with both static and dynamic memory devices. In a preferred embodiment, a bank of memory devices which responds to a single memory read or write operation in the host computer system is removed, and the parasitic memory circuit containing a number of banks of memory devices is inserted in its place thereby providing a software-selectable number of memory banks to replace the one removed. The method is particularly adaptable for use with contemporary 8-bit microprocessors and especially to systems which are not built around a buss architecture.
REFERENCES:
patent: 3292151 (1966-12-01), Barnes et al.
patent: 3967251 (1976-06-01), Levine
patent: 3972025 (1976-07-01), Taddei
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4028675 (1977-06-01), Frankenberg
patent: 4093982 (1978-06-01), Heuer et al.
patent: 4158227 (1979-06-01), Baxter
patent: 4164786 (1979-08-01), Gollomp
patent: 4200919 (1980-04-01), Page et al.
patent: 4340932 (1982-07-01), Bakula et al.
patent: 4393443 (1983-07-01), Lewis
Dorsey Daniel K.
Reilly John E.
Shaw Gareth D.
LandOfFree
Parasitic memory expansion for computers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parasitic memory expansion for computers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parasitic memory expansion for computers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1772126