Boots – shoes – and leggings
Patent
1996-06-11
1998-06-16
Trans, Vincent N.
Boots, shoes, and leggings
364578, G06F 1750
Patent
active
057681457
ABSTRACT:
A power analysis tool includes a power arc identifier that extracts power arc information from simulation results including the occurrence time of each arc. These occurrence times are then stored in an arc occurrence database on which power analysis can be performed after the simulation has occurred. This allows a user to specify different circuit groupings on which to perform power analysis without requiring the circuit to be resimulated. The tool also includes a power calculator that converts average current, propagation delay, and intrinsic delay stored in a power data library into positive load current and negative load current for a cell. From these currents an "internal cell" current is derived which is related to the two load currents by a formula. Decomposing the cell currents into load currents and internal cell currents permits more accurate power analysis, thereby allowing the circuit designer or router to modify the design to better accommodate the power consumption by either using a lower power cell to reduce the internal cell current or change the loading on the cell to reduce the loading current. The cell currents are grouped together by a power group processor based on the occurrence times of the arcs as stored in the arc occurrence database. The internal cell currents for a given cell are combined together as are the positive and negative load currents. The currents from various cells can then be combined in any manner according to user defined groupings. From these combined currents the Vdd and Vss current waveforms are formed.
REFERENCES:
patent: 5473548 (1995-12-01), Omori et al.
patent: 5521834 (1996-05-01), Crafts et al.
patent: 5535370 (1996-07-01), Raman et al.
patent: 5612636 (1997-03-01), Ko
patent: 5625803 (1997-04-01), McNelly et al.
Marculescu et al., "Information Theoretic Measures for Power Analysis," IEEE Transactions on Computer -Aided Design of Integrated Circuits and Systems, vol. 15., No. 6, pp. 599-610, Jun. 1996.
George et al., "Power Analysis for Semi-Custom Design," IEEE 1994 Custom Integrated Circuits Conference, pp. 249-252, 1994.
San Martin et al., "Using Spice and Behavioral Synthesis Tools to Optimize Asic's Peak Power Consumption," Circuits and Systems, 1995 Midwest Symposium, 1995, pp. 1209-1212.
R. Marculescu, D. Marculescu and M. Pedram, "Efficient Power Estimation for Highly Correlated Input Streams", 32nd Design Automation Conference, pp. 628-634. Jun. 1995.
F. Najm, S. Goel and I. Hajj, "Power Estimation in Sequential Circuits", 32nd Design Automation Conference, pp. 635-640, Jun. 1995.
H. Mehta, M. Borah, R. Owens and M. Irwin, "Accurate Estimation of Combination Circuit Activity", 32nd Design Automation Conference, pp. 618-622. Jun. 1995.
EPIC PowerMill User Manual Release 3.3, pp. iii-iv, 1995.
Design Power Version 3.2, Synopsys, Inc., 4 pgs., 1994.
Appendix G, "Comparison of the C-MDE and Verilog Simulators", LSI Toolkit User's Guide, Release 1.3 LSI Logic Corporation, pp. G-1 through G-5, 1994.
Chapter 19, "Value Change Dump File", Verilog XL Reference, pp. 19-1 through 19-7, Mar. 1994.
Najm, Farid N.; Burch, Richard; Yang, Ping; Hajj, Ibrahim N., "Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits," IEEE Transactions on Computer-Aided Design, vol. 9, No. 4, Apr. 1990.
LSI Logic Corporation
Trans Vincent N.
LandOfFree
Parametrized waveform processor for gate-level power analysis to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parametrized waveform processor for gate-level power analysis to, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parametrized waveform processor for gate-level power analysis to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1733598