Parallelized magnitude comparator

Details Parallelized magnitude comparator Parallelized magnitude comparator

1992-04-30

1994-10-18

Zazworsky, John

Communications: electrical

Digital comparator systems

307355, G05B 103, G06F 702

Patent

active

053572351

ABSTRACT:
A magnitude comparator suitable for use in a FIFO memory is modified to compare the magnitudes of two values more quickly. Bit comparators are divided into groups which generate compare output signals in parallel to one another, thereby reducing total magnitude comparator delay and resulting in faster operation. These compare output signals are fed into a control element which determines which compare output signal is allowed to pass through as the final compare output signal.

REFERENCES:
patent: 3938087 (1976-02-01), Louie
patent: 4891788 (1990-01-01), Kreifels
patent: 4935719 (1990-06-01), McClure
patent: 4974241 (1990-11-01), McClure et al.
Electronic Engineering vol. 62, No. 760, pp. 27-28 Apr. 1990, London GB.

Affiliated with

Also associated with

Rating

Parallelized magnitude comparator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallelized magnitude comparator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallelized magnitude comparator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2375403