Coded data generation or conversion – Digital code to digital code converters – Parallel to serial
Patent
1994-12-28
1997-08-05
Young, Brian K.
Coded data generation or conversion
Digital code to digital code converters
Parallel to serial
H03M 900
Patent
active
056547072
ABSTRACT:
A parallel-to-serial data conversion circuit includes a control circuit receiving a load signal, a clock signal and high-order 4 bits of a parallel data of 8-bit PCM code excluding the MSB bit, for generating a first control signal and a second control signal, a 6-bit shift register receiving the first control signal, the second control signal, low-order 4 bits of the parallel data, a store signal and the clock signal, and a selector for selecting the output of the shift register on the basis of the MSB bit and the first control signal.
REFERENCES:
patent: 4023144 (1977-05-01), Koenig
patent: 4328484 (1982-05-01), Denecke
patent: 4403322 (1983-09-01), Kato et al.
patent: 4409587 (1983-10-01), Scott
patent: 4426685 (1984-01-01), Lorentzen
"Digital Electric Circuit"; Shokodo (Inc.), Japan; pp. 132-135. (no date given).
"Transmission Engineering"; Ohm Company, Japan; pp. 132-141. (no date given).
European Search Report, Jan. 29, 1997.
NEC Corporation
Young Brian K.
LandOfFree
Parallel-to-serial data conversion circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel-to-serial data conversion circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel-to-serial data conversion circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1077853