Parallel text matching methods and apparatus

Details Parallel text matching methods and apparatus Parallel text matching methods and apparatus

1983-07-26

1985-10-29

Boudreau, Leo H.

Image analysis

Histogram processing

For setting a threshold

3401462, G06K 964

Patent

active

045504369

ABSTRACT:
Pattern-matching circuitry is shown which permits the simultaneous or near simultaneous matching of entire lines of text to a regular expression test pattern. A synchronous or clocked embodiment is disclosed, as well as an asynchronous embodiment.

REFERENCES:
patent: 3568156 (1971-03-01), Thompson
patent: 4032885 (1977-06-01), Roth
patent: 4119946 (1978-10-01), Taylor
patent: 4205302 (1980-05-01), Godo
patent: 4288782 (1981-09-01), Bader et al.
patent: 4429414 (1984-01-01), Asakawa
"Recognize Regular Languages With Programmable Building-Blocks", VLSI 81, 1981, M. J. Foster and H. T. Kung, pp. 75-84.
"The Design of Special-Purpose VLSI Chips", Computer, vol. 13, No. 1, 1980, M. J. Foster and H. T. Kung, pp. 26-40.
"Hardware Algorithms for Nonnumeric Computation", IEEE Transactions on Computers, vol. C-28, No. 6, A. Mukhopadhyay, pp. 384-394.

Affiliated with

Also associated with

Rating

Parallel text matching methods and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel text matching methods and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel text matching methods and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-731789