Parallel testing of integrated circuits

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06937049

ABSTRACT:
A method for testing in parallel several identical integrated circuit chips with an asynchronous operation, via two physical contacts between a tester and each of the chips, including transmitting on the tester side a first test control signal for the integrated circuit chips, having the test executed in desynchronized fashion by each of the integrated circuit chips, transmitting on the tester side, after a predetermined time interval following the transmission of the first control signal, a second result request control signal to the integrated circuit chips, and having all chips respond synchronously upon reception of said second control signal.

REFERENCES:
patent: 5996099 (1999-11-01), Fournel et al.
patent: 6047019 (2000-04-01), Ishii
patent: 6359826 (2002-03-01), Kim
patent: 6466007 (2002-10-01), Prazeres da Costa et al.
patent: 2002/0176288 (2002-11-01), Nozuyama

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel testing of integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel testing of integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel testing of integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3476135

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.