Electrical computers and digital processing systems: processing – Byte-word rearranging – bit-field insertion or extraction,...
Reexamination Certificate
2003-03-31
2010-06-01
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Byte-word rearranging, bit-field insertion or extraction,...
Reexamination Certificate
active
07730292
ABSTRACT:
In the context of a microprocessor and a program, the invention provides parallel subword compare instructions that store results in a selectable intra-register subword location. In a targeting approach, an instruction permits the location to be specified; alternatively, there can be plural instructions, each associated with one of the locations. In a replicating approach, plural replicas are stored in the alternative locations. In a shifting approach, the instruction moves prior results, so that the number of subsequent iterations of the instruction determines the location of a result. The invention provides for overwriting and content-preserving instructions, and for overlapping and separate locations. The invention allows results from multiple parallel subword compare operations with relatively few instructions. The invention also provides for other parallel subword instructions.
REFERENCES:
patent: 3404378 (1968-10-01), Threadgold et al.
patent: 4438493 (1984-03-01), Cushing et al.
patent: 5033044 (1991-07-01), Williams et al.
patent: 5301285 (1994-04-01), Hanawa et al.
patent: 5329630 (1994-07-01), Baldwin
patent: 5526140 (1996-06-01), Rozzi
patent: 5666300 (1997-09-01), Adelman et al.
patent: 5809330 (1998-09-01), Ninomiya
patent: 5812809 (1998-09-01), Matsuo et al.
patent: 6009505 (1999-12-01), Thayer et al.
patent: 6687724 (2004-02-01), Mogi et al.
patent: 6922472 (2005-07-01), Lee et al.
patent: 6952478 (2005-10-01), Lee et al.
patent: 2002/0031220 (2002-03-01), Lee et al.
patent: 2002/0078011 (2002-06-01), Lee et al.
patent: 2002/0108030 (2002-08-01), Lee et al.
patent: 2005/0149590 (2005-07-01), Lee et al.
McGregor et al.; Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications; 2001; IEEE.
Lee, Ruby B., “Accelerating Multimedia with Enhanced Microprocessors” IEEE, Micro, 1995, pp. 22-32.
Chan Eddie P
Faherty Corey
Hewlett--Packard Development Company, L.P.
LandOfFree
Parallel subword instructions for directing results to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel subword instructions for directing results to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel subword instructions for directing results to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176610