Parallel simulator for semiconductor integrated circuit

Details Parallel simulator for semiconductor integrated circuit Parallel simulator for semiconductor integrated circuit

1995-07-11

1998-07-21

Teska, Kevin J.

Boots, shoes, and leggings

39520003, 3952002, 395920, 364578, G06F 1516

Patent

active

057845913

ABSTRACT:
A parallel simulator for a semiconductor integrated circuit comprises clients C1, C2 in a network of work stations, for executing simulation of corresponding partial circuits of a simulated circuit at time units in parallel to other clients and updating internal node values, and a server formed of a work station, for synchronizing respective simulations of the partial circuits which are effected in parallel by managing interface (I/F) node values, transmitting/receiving the I/F node values to/from the client C1, C2 for every time unit of simulation, and updating the I/F node values. Thereby, simulation time can be shortened and memory for storing information necessary for simulation can be decreased.

REFERENCES:
patent: 5375074 (1994-12-01), Greenberg et al.
patent: 5442772 (1995-08-01), Childs et al.
patent: 5550760 (1996-08-01), Razdan et al.
patent: 5615127 (1997-03-01), Beatty et al.
Nishigaki et al., "Hierarchical Decomposition System and its Availability for Network Solution," Circuits and Systems, 1991 IEEE International Symposium, pp. 884-887, 1991.
Hassoun et al., "An Efficient Partitioning Algorithm for Large-Scale Circuits," Circuits and Systems, 1990 IEEE International Symposium, 1990, pp. 2405-2408.
Onozuka et al., "Development of Parallelism for Circuit Simulation by Tearing," European Design Automation Conference, Feb. 1993, pp. 12-17.
Reed et al. "Parallel Discrete Event Simulation Using Shared Memory," IEEE Transactions on Software Engineering, vol. 14, No. 4, Apr. 1988, pp. 541-553.
Mueller-Thuns et al. "Portable Logic and Fault Simulation," Computer Aided Design, 1989 International Conference, pp. 506-509.
Righter et al. "Distributed Simulation of Discrete Event Systems," Proceedings of the IEEE, vol. 77, No. 1, Jan. 1989, pp. 99-113.
Hsieh et al. "Parallel Event-Driven MOS Timing Simulator on Distributed Memory Multiprocessors," IEE Proceedings-Circuits, Devices, and Systems, formerly part G. vol. 143, No. 4, Aug. 1996, pp. 207-212.
Baker et al. "Parallel Event-Driven Logic Simulation Algorithms: Tutorial and Comparative Evaluation," IEE Proceedings-Circuits, Devices, and Systems, formerly Part G. vol. 143, No. 4, Aug. 1996, pp. 177-185.

Affiliated with

Also associated with

Rating

Parallel simulator for semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel simulator for semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel simulator for semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1656864