Parallel scrambler/descrambler

Cryptography – Communication system using cryptography – Pseudo-random sequence scrambling

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07415112

ABSTRACT:
Systems, methods and devices for scrambling/descrambling sets of data bits using subsets of a recurring sequence of scrambler bits. A self-synchronous scrambler, regardless of the generating polynomial being implemented, will generate repeating sequences of scrambler bits regardless of the initial stage of the scrambler. To implement a parallel scrambler, given a current state of the scrambler, the next n states of the scrambler are predicted based on the current state of the scrambler. The scrambling operation can then be preformed using the values in the current state—parallel logic operations between preselected bits of the current state will yield the required values to be used in scrambling an incoming parallel data set. Once these required values are generated, a parallel logical operation between the required values and the incoming data set will result in the scrambled output data. The current state of the scrambler is then incremented by n+1by performing a predetermined set of logical operations between the various bits of the current state such that each bit of the n+1state is a result of a logical operation between selected and predetermined bits of the current state.

REFERENCES:
patent: 3784743 (1974-01-01), Schroeder
patent: 4744104 (1988-05-01), Pospischil
patent: 4807290 (1989-02-01), Pospischil
patent: 5231667 (1993-07-01), Kojima
patent: 5241602 (1993-08-01), Lee et al.
patent: 5267316 (1993-11-01), Merino Gonzalez et al.
patent: 5355415 (1994-10-01), Lee et al.
patent: 5377265 (1994-12-01), Wettengel et al.
patent: 5488661 (1996-01-01), Matsui
patent: 5530959 (1996-06-01), Amrany
patent: 5844989 (1998-12-01), Nishida et al.
patent: 5966447 (1999-10-01), Nishida et al.
patent: 5978486 (1999-11-01), Nishida et al.
patent: 6414957 (2002-07-01), Kang et al.
patent: 6888943 (2005-05-01), Lam et al.
patent: 7099469 (2006-08-01), Kuhlman et al.
patent: 7106859 (2006-09-01), Myszne
patent: 7133432 (2006-11-01), Kuffner et al.
patent: 2003/0145196 (2003-07-01), Heegard et al.
patent: 2004/0025104 (2004-02-01), Amer
patent: 0397079 (1990-11-01), None
patent: 0397079 (1990-11-01), None
patent: 0535357 (1993-04-01), None
patent: 0535357 (1993-04-01), None
Choi, D.W. “Parallel Scrambling Techniques for digital multiplexers.” 1986. AT&T Technical Journal. vol. 65, No. 5. pp. 123-136.
Seok Chang Kim et al. “Realizations of Parallel and Multibit-Parallel Shift Register Generators.” Sep. 1997. IEEE Transactions on Communications vol. 45, No. 9. pp. 1053-1060.
Seok Chang Kim et al. “Parallel Realizations of Distributed Sample Scramblers for Applications to Cell-Based ATM Transmission.” Oct. 1997. IEEE Transactions on Communications, vol. 45, No. 10. p. 1245-1252.
PCT International Search Report for International Application No. PCT/CA03/01132.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel scrambler/descrambler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel scrambler/descrambler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel scrambler/descrambler will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4001342

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.