Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2008-11-05
2010-02-09
Nguyen, Ha Tran (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C714S726000, C714S729000
Reexamination Certificate
active
07659741
ABSTRACT:
An integrated circuit (70) having parallel scan paths (824-842, 924-942) includes a pair or pairs of scan distributor (800,900) and scan collector (844,944) circuits. The scan paths apply stimulus test data to functional circuits (702) on the integrated circuit and receive response test data from the functional circuits. A scan distributor circuit (800) receives serial test data from a peripheral bond pad (802) and distributes it to each parallel scan path. A scan collector circuit (844) collects test data from the parallel scan paths and applies it to a peripheral bond pad (866). This enables more parallel scan paths of shorter length to connect to the functional circuits. The scan distributor and collector circuits can be respectively connected in series to provide parallel connections to more parallel scan paths. Additionally multiplexer circuits (886,890) can selectively connect pairs of scan distributor and collector circuits together. The scan distributor and collector circuits can be formed in core circuits (704). The core circuits then can be connected to other core circuits and functional circuits with simple connections to the parallel scan circuits through the scan distributor and collector circuits.
REFERENCES:
patent: 5406567 (1995-04-01), Ogawa
patent: 5491666 (1996-02-01), Sturges
patent: 5636228 (1997-06-01), Moughanni et al.
patent: 5677915 (1997-10-01), Whetsel
patent: 5991109 (1999-11-01), Rajski et al.
patent: 6591388 (2003-07-01), Vonreyn
patent: 7137053 (2006-11-01), Khoche et al.
patent: 7459926 (2008-12-01), Whetsel
Hellebrand, S.; Rajski, J.; Tarnick, S.; Venkataraman, S.; Courtois, B., “Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers,” Computers, IEEE Transactions on , vol. 44, No. 2, pp. 223-233, Feb 1995.
Hellebrand, S.; Reeb, B.; Tarnick, S.; Wunderlich, H.-J., “Pattern generation for a deterministic BIST scheme,” Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on, vol., no., pp. 88-94, Nov. 5-9, 1995.
N. Zacharia, J. Rajski, J. Tyszer, “Decompression of test data using variable-length seed LFSRs,” vts, p. 0426, 13th IEEE VLSI Test Symposium (VTS'95), 1995.
Bassuk Lawrence J.
Brady W. James
Isla Rodas Richard
Nguyen Ha Tran
Telecky , Jr. Frederick J.
LandOfFree
Parallel scan distributors and collectors and process of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel scan distributors and collectors and process of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel scan distributors and collectors and process of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4197057