Parallel read and verify for floating gate memory device

Details Parallel read and verify for floating gate memory device Parallel read and verify for floating gate memory device

1999-08-31

2000-11-14

Nguyen, Viet Q.

Static information storage and retrieval

Floating gate

Particular biasing

36518522, 36518905, 365203, 365204, G11C 1606

Patent

active

061479101

ABSTRACT:
A page mode flash memory or floating gate memory device, including a page buffer based upon low current bit latches, and additional capabilities for parallel read and parallel program verify operations. The present device includes bit latch circuitry and/or method steps that facilitate such parallel operations and avoid data conflicts. Circuitry for separate read signals can serve to isolate the operations. Additionally, circuitry tied to the data verification signal can also be used. A diode type device can be used to isolate signal conditions that might indicate the cell does not need to be programmed. Bit-by-bit precharging of the bit lines can also be employed in order to save precharging power. Additionally, the large capacitance of the dataline might be used to delay discharging a particular dataline, and thereby allow a latch enabling signal to go high, thus eliminating the need for further isolation circuitry, or the like.

REFERENCES:
patent: 5163021 (1992-11-01), Mehrotha et al.
patent: 5638326 (1997-06-01), Hollmer et al.
patent: 5835414 (1998-11-01), Hung et al.
patent: 5912844 (1999-06-01), Chen et al.
patent: 5999451 (1999-12-01), Lin et al.
patent: 6040993 (2000-03-01), Chen et al.
Tanaka et al., "High-Speed Programming and Program-Verify Methods Suitable for Low-Voltage Flash Memories", 1994 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 61-62.
Sun, et al., "A 3.3V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme", 1995 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 128-129, 350.
Kim et al., "A 120mm.sup.2 64Mb NAND Flash Memory Achieving 180ns/Byte Effective Program Speed", 1996 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 168-169.
Kawahara, et al., "Bit-line Clamped Sensing Multiplex and Accurate High-Voltage Generator for 0.25.mu.m Flash Memories", 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 38-39.

Affiliated with

Also associated with

Rating

Parallel read and verify for floating gate memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel read and verify for floating gate memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel read and verify for floating gate memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2071577