Parallel programming of field programmable gate array devices

Details Parallel programming of field programmable gate array devices Parallel programming of field programmable gate array devices

1995-04-28

1996-06-04

Kriess, Kevin A.

G06F 1300

Patent

active

055242430

ABSTRACT:
Method and apparatus for rapidly configuring several field programmable gate arrays ("CFPGAs"), some of which FPGAs are of different sizes. In accordance with the present invention, the configuration is provided to each FPGA in parallel, on a bit-wise basis. Further, the different sizes of FPGA are accommodated by utilizing dummy bits in the configuration data. Still further, the configuration process can be completed at different times, i.e., the completion times of the configuration process can be staggered, by use of dummy bits in the configuration data.

REFERENCES:
patent: 4236207 (1980-11-01), Rado et al.
patent: 4825054 (1989-04-01), Rust et al.
patent: 4949299 (1990-08-01), Pickett
patent: 4967340 (1990-10-01), Dawes
patent: 5166557 (1992-11-01), Chen et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5256918 (1993-10-01), Suzuki
patent: 5319598 (1994-06-01), Aralis et al.
patent: 5428800 (1995-06-01), Hsieh et al.
patent: 5440453 (1995-08-01), Cooke et al.

Affiliated with

Also associated with

Rating

Parallel programming of field programmable gate array devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel programming of field programmable gate array devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel programming of field programmable gate array devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-393072