Parallel processor system with asynchronous data transmission by

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395392, 395566, 395581, 395588, 39580016, 39580018, 39580021, 39580026, 39580027, 395676, 39580025, G06F 1582

Patent

active

058676791

ABSTRACT:
A parallel computer system includes a plurality of processors, each of which is placed in data communication with an interconnecting network. Pairs of a data signal and a data identification code, predetermined for the data signal, are received by each processor and stored in a memory. Structure is provided for reading a data signal belonging to one of the pairs having a data identification code designated by a data readout instruction.

REFERENCES:
patent: 3662401 (1972-05-01), Collins et al.
patent: 3978452 (1976-08-01), Barton et al.
patent: 4064553 (1977-12-01), Kashio
patent: 4110822 (1978-08-01), Porter et al.
patent: 4153932 (1979-05-01), Dennis et al.
patent: 4156910 (1979-05-01), Barton et al.
patent: 4325120 (1982-04-01), Colley et al.
patent: 4408273 (1983-10-01), Plow
patent: 4412303 (1983-10-01), Barnes et al.
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4462075 (1984-07-01), Mori et al.
patent: 4481571 (1984-11-01), Pilat et al.
patent: 4601586 (1986-07-01), Bahr et al.
patent: 4627055 (1986-12-01), Mori et al.
patent: 4763254 (1988-08-01), Mori et al.
patent: 4789986 (1988-12-01), Koizumi et al.
patent: 4794519 (1988-12-01), Koizumi et al.
patent: 4797885 (1989-01-01), Orimo et al.
patent: 4811215 (1989-03-01), Smith
patent: 4814978 (1989-03-01), Dennis
patent: 4831512 (1989-05-01), Nakai et al.
patent: 4858101 (1989-08-01), Stewart et al.
patent: 4870571 (1989-09-01), Frink
patent: 4872165 (1989-10-01), Mori et al.
patent: 4891787 (1990-01-01), Gifford
patent: 4901229 (1990-02-01), Tashiro et al.
patent: 4901274 (1990-02-01), Maejima et al.
patent: 4905145 (1990-02-01), Sauber
patent: 5021947 (1991-06-01), Campbell et al.
patent: 5043873 (1991-08-01), Muramatsu et al.
patent: 5127104 (1992-06-01), Dennis
Agrawal, Dharma P., Advanced Computer Architecture, IEEE, pp. 51-68, 1986.
Amamiya et al., "Implementation and Evaluation of a List-Processing-Oriented Data Flow Machine.", Conference Proceedings of the 13th International Symposium on Computer Architecture, IEEE, Jun. 2-5, 1986, pp. 10-19.
Agerveala et al., "Data Flow Systems," Computer, IEEE, Feb. 1982, pp. 10-12.
Vason P. Srini, "Architectural Comparison of Dataflow Systems," Computer, IEEE, Mar. 1986, pp. 68-87.
Watson et al., "Practical Data Flow Computer," Feb. 1982, Computer, IEEE, pp. 51-57.
Davis et al., "Data Flow Program Graphs," Computer, IEEE, Feb. 1982, pp. 26-41.
Kim P. Gostelove, "The U-Interpreter," Computer, IEEE, Feb. 1982, pp. 42-49.
William B. Ackerman, "Data Flow Languages," Computer, IEEE, Feb. 1982, pp. 15-24.
Greene, Maj. W., "A Review of Classification Schemes for Computer Communication Networks", vol. 10, No. 11, Nov. 1977, pp. 12-21.
Deutsch, J. T., et al. "MSPLICE: A Multiprocessor-based Circuit Simulator", Aug. 1984, pp. 21-24.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel processor system with asynchronous data transmission by does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processor system with asynchronous data transmission by, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processor system with asynchronous data transmission by will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1125844

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.