Boots – shoes – and leggings
Patent
1983-05-31
1987-11-24
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 1516
Patent
active
047093277
ABSTRACT:
A parallel processing circuit is disclosed for use as the processor/memory in a highly parallel processor. The circuit comprises an instruction decoder that generates tables of outputs in response to instructions received at the decoder and a plurality of processor/memories each of which comprises a read/write memory and a processor for producing an output depending at least in part on data read from the memory and instruction information received at the instruction decoder. In addition, the circuit provides means for simultaneously addressing at least one cell in each read/write memory to write data thereto or read data therefrom and means for providing to each processor an output table from the decoder, the particular output table depending on instruction information received at the decoder. Further the processing circuit comprises means for selecting from the output table a particular output depending on data input to the processor. Advantageously, each processor/memory also comprises a flag controller for controlling the reading of a plurality of flags and means for simultaneously addressing each flag controller to read a flag for input into the processor associated therewith.
Preferably, each processor is a bit-serial processor with three inputs, two from the read/write memory and one from the flag controller, and two outputs, one to the read/write memory and one to the flag controller; and the decoder and the plurality of processor/memories and formed on a single, integrated circuit chip.
REFERENCES:
patent: 3970993 (1976-07-01), Finnila
patent: 3979728 (1976-09-01), Reddaway
patent: 4171536 (1979-10-01), Heuer et al.
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4270170 (1981-05-01), Reddaway
patent: 4380046 (1983-04-01), Fung
patent: 4468727 (1984-08-01), Carrison et al.
patent: 4523273 (1985-06-01), Adams, III et al.
Wu and Feng, "IEEE Tutorial: Interconnection Networks for Parallel and Distributed Processing," IEEE Computer Society Press, 1984.
Adams, G. B. et al, "The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems," IEEE Transactions on Computers, vol. C-31, No. 5, pp. 397-408, May 1982.
Hwang & Briggs, "Computer Architecture and Parallel Processing," McGraw Hill, 1984.
Bawden Alan
Chapman David
Christman David P.
Feynman Carl R.
Hillis W. Daniel
LandOfFree
Parallel processor/memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel processor/memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processor/memory circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2425262