Patent
1995-12-11
1998-08-11
Tung, Kee M.
395509, 39549704, 395412, G06F 1580
Patent
active
057940169
ABSTRACT:
A parallel-processor graphics architecture appropriate for multimedia graphics workstations that is scalable to the needs of a user. The graphics architecture includes one or more rendering processors and a graphics memory that is partitioned into blocks. Noncontiguous groups of the blocks are then assigned to different processors. The parallel-processor graphics architecture is scalable by the number of rendering processors utilized, and is configurable with respect to the allocation of the groups of the blocks to specific rendering processors.
REFERENCES:
patent: 4761736 (1988-08-01), Di Orio
patent: 4949280 (1990-08-01), Littlefield
patent: 5117468 (1992-05-01), Hino et al.
patent: 5276798 (1994-01-01), Peaslee et al.
patent: 5315699 (1994-05-01), Imai et al.
patent: 5377320 (1994-12-01), Abi-Ezzi et al.
patent: 5388206 (1995-02-01), Poulton et al.
patent: 5392393 (1995-02-01), Deering et al.
patent: 5408606 (1995-04-01), Eckart
patent: 5434967 (1995-07-01), Tannenbaum et al.
patent: 5440682 (1995-08-01), Deering
patent: 5493643 (1996-02-01), Soderberg et al.
"Simulation and Expected Performance Analysis of Multiple Processor Z-Buffer Systems", Frederick I. Parke, Computer Graphics, vol. 14, No. 3, pp. 46-56 (Jul., 1980).
"High-Performance Polygon Rendering", Kurt Akeley, Tom Jermoluk, Silicon Graphics, Inc., pp. 6-12, (1988).
Dynamic Pictures, Inc.
Tung Kee M.
LandOfFree
Parallel-processor graphics architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel-processor graphics architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel-processor graphics architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-400863