Electrical computers and digital processing systems: processing – Processing architecture – Vector processor
Reexamination Certificate
2006-10-31
2006-10-31
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Vector processor
C712S022000
Reexamination Certificate
active
07130985
ABSTRACT:
Described herein is a data processor that comprises a register memory and a processor unit. The processor unit simultaneously executes a single instruction on a plurality of operands in the register memory. The plurality of operands may be one or more contiguous regions. The contiguous regions may be specified as an address and a format such as a row, a column, or a neighborhood relative to the address.
REFERENCES:
patent: 5404448 (1995-04-01), Bowen et al.
patent: 5430884 (1995-07-01), Beard et al.
patent: 5513366 (1996-04-01), Agarwal et al.
patent: 5812147 (1998-09-01), Van Hook et al.
patent: 5822606 (1998-10-01), Morton
patent: 5832533 (1998-11-01), Agarwal et al.
patent: 5890222 (1999-03-01), Agarwal et al.
patent: 6081880 (2000-06-01), Sollars
patent: 6175892 (2001-01-01), Sazzad et al.
patent: 6665790 (2003-12-01), Glossner et al.
patent: 6804771 (2004-10-01), Jung et al.
patent: 2 343 269 (2000-05-01), None
patent: WO 91/10194 (1991-07-01), None
patent: WO 99/61996 (1999-12-01), None
Bailey Neil
Barlow Stephen
Plowman David
Ramsdale Timothy
Swann Robert
Broadcom Corporation
Kim Kenneth S.
McAndrews Held & Malloy
LandOfFree
Parallel processor executing an instruction specifying any... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel processor executing an instruction specifying any..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processor executing an instruction specifying any... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3717533