Parallel processing logic circuit for sensor signal processing

Details Parallel processing logic circuit for sensor signal processing Parallel processing logic circuit for sensor signal processing

2008-07-01

2008-07-01

Le, Don P (Department: 2819)

Radiant energy

Photocells; circuits and apparatus

Photocell controlled circuit

C348S222100

Reexamination Certificate

active

10208527

ABSTRACT:
A parallel processing logic circuit for sensor signal processing includes sensors and processing units. The sensor and the processing unit are integrated in the same pixel and arranged in a matrix. The processing unit contains a logic structure that consists of a register and a combinational logic function to execute pixel-parallel processing, based on binary data for a sensor, other processing units, and itself. The combinational logic function performs only a predetermined logic function and its dual one exclusively, thereby sharing the circuit resource and reducing the size of the processing unit. The register focusing on compactness also contributes to the small unit.

REFERENCES:
patent: 6791611 (2004-09-01), Yang
patent: 2006/0033729 (2006-02-01), Yoshida et al.
patent: 2008/0001070 (2008-01-01), Nakamura et al.
patent: 60-224319 (1985-11-01), None
patent: 03-272216 (1991-12-01), None
patent: 07-154213 (1995-06-01), None
Gealow et al., “A Pixel-Parallel Image ProCessor Using Logic Pitch-Matched to Dynamic Memory”, IEEE Journal of Solid-State Circuits, vol. 34, No. 6, pp. 831-839, Jun. 1999.
Jung et al., “A Low-Power and High-Performance CMOS Fingerprint Sensing and Encoding Architecture”, IEEE Journal of Solid-State Circuits, vol. 34, No. 7, pp. 978-984, Jul. 1999.
Ishikawa et al., “Digital Vision Chips and High-Speed Vision Systems”, IEEE Symposium on VLSI Circuits Digest of Technical Papers 2001.
Fang, Wai-Chi et al.; “VLSI Focal-Plane Array Processor for Morphological Image Processing”; IEEE; pp. 423-426.
Eklund, Jan-Erik et al.; “VLSI Implementation of a Focal Plane Image Processor- A Realization of the Near-Sensor Image Processing Concept”; IEEE; pp. 322-335; Sep. 1996.
Gentile, Antonio et al.; “Real-Time Image Processing on a Focal Plane SIMD Array”; Georgia Institute of Technology and University of Puerto Rico in Mayaguez; pp. 400-405; Jan. 1999.
Fossum E. R.; “Architectures for Focal Plane Imaging Processing”; Optical Engineering, Soc. of Photo-Optical Instrumentation Engineers; pp. 865-871; Aug. 1989.

Affiliated with

Also associated with

Rating

Parallel processing logic circuit for sensor signal processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processing logic circuit for sensor signal processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing logic circuit for sensor signal processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3930491