Parallel processing integrated circuit tester

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 271, 395555, 364580, G01R 3128

Patent

active

057486425

ABSTRACT:
An integrated circuit tester includes several processing nodes, one node associated with each terminal of an integrated circuit device under test (DUT). At precisely determined times, each node generates and transmits a test signal to the associated DUT terminal or samples a DUT output signal produced at the DUT terminal. Each node includes memory for storing algorithmic instructions for generating a set of commands indicating when a test signal is to be transmitted to the associated terminal and indicating when a DUT output at the associated node is to be sampled. Each node also includes a processor for processing the algorithmic instructions to produce the commands. Each node further includes circuits responsive to the commands for transmitting the test signals to the associated DUT terminal and for sampling the DUT output signal produced at the associated DUT terminal at times indicated by the commands. The processing nodes are interconnected in serial fashion to form a network for conveying the algorithmic instructions to the memory of each node and for conveying signals for synchronizing operations of the processing nodes. The nodes contain circuitry to start and stop operations in a unified manner so that the serially connected nodes act as if connected in parallel.

REFERENCES:
patent: 3931506 (1976-01-01), Borrelli et al.
patent: 4070565 (1978-01-01), Borrelli
patent: 4354268 (1982-10-01), Michel et al.
patent: 4397021 (1983-08-01), Lloyd et al.
patent: 4402055 (1983-08-01), Lloyd et al.
patent: 4439858 (1984-03-01), Peterson
patent: 4517512 (1985-05-01), Petrich et al.
patent: 4637020 (1987-01-01), Schinabeck
patent: 4806852 (1989-02-01), Swan et al.
patent: 4807229 (1989-02-01), Tada
patent: 4813043 (1989-03-01), Maeno et al.
patent: 4862460 (1989-08-01), Yamaguchi
patent: 4928278 (1990-05-01), Otsuji et al.
patent: 5068601 (1991-11-01), Parmenter
patent: 5345186 (1994-09-01), Lesmeister
patent: 5414639 (1995-05-01), Sugimoto et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel processing integrated circuit tester does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processing integrated circuit tester, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing integrated circuit tester will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-63318

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.