Boots – shoes – and leggings
Patent
1993-12-15
1996-11-19
Lee, Thomas C.
Boots, shoes, and leggings
395800, 39520007, 395475, 3642407, 364229, 3649314, G06F 1300, G06F 1314
Patent
active
055772048
ABSTRACT:
There is disclosed a shared multiprocessing system with several nodes, or processing units, interconnected together for communication purposes by a dual channeled crossbar switch. Several such multichannel crossbar switches can be linked together to form a large cohesive processing system where processing units from one node can access memory from another node on the same crossbar or from another node on a different crossbar. The interconnection between crossbars is accomplished by a circular ring. In operation, the system allows for long memory latencies while not increasing the length of short (local) memory latencies. This is accomplished by storing the bulk of long latency requests at the local processing unit and only sending the request when there is an actual availability of communication capacity to handle the long latency request.
REFERENCES:
patent: 4731878 (1988-03-01), Vaidya
patent: 5191578 (1993-03-01), Lee
patent: 5274782 (1993-12-01), Chalasani et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5359715 (1994-10-01), Heil et al.
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5398317 (1995-03-01), Nugent
patent: 5410654 (1995-04-01), Foster et al.
patent: 5475858 (1995-12-01), Gupta et al.
Design of the Standord DASH Multiprocessor, Daniel Lenoski et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
The Directory-Based Cache Coherence Protocol for the DASH Microprocessor, Daniel Lenoski, et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors, Kourosh Gharachorloo, Computer Systems Library, Stanford University, Mar. 1990.
The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor, Daniel Lenoski, Dec. 1991.
Brewer Tony M.
Chastain David M.
Watson Thomas L.
Convex Computer Corporation
Krick Rehana Perveen
Lee Thomas C.
LandOfFree
Parallel processing computer system interconnections utilizing u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel processing computer system interconnections utilizing u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing computer system interconnections utilizing u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-548562