Parallel processing architecture of run-length codes

Details Parallel processing architecture of run-length codes Parallel processing architecture of run-length codes

1991-06-14

1994-02-15

Coles, Sr., Edward L.

Facsimile and static presentation processing

Facsimile

Recording apparatus

358426, 3582614, 382 56, H04N 1419

Patent

active

052871932

ABSTRACT:
A parallel processing architecture of run length codes in an image processing system wherein the run-length codes are represented by the run-start addresses and the run-end addresses of black runs. The image data is loaded into this processing architecture by unit of words. A run detector in the parallel processing architecture detects if there are run-start or run-end bits in a word. When there are run-start bits or run-end bits present in a word, this parallel architecture employs a run-start row address generator and a run-end row address generator, which are all logic circuits and comprise a data flow hardware architecture, to generate run-start row addresses and run-end row addresses in parallel without the CPU intervening. A ripple counter is utilized to derive the crossing count parameter by counting the total number of black runs in a row of image data.

REFERENCES:
patent: 4800441 (1989-01-01), Sato
patent: 4885576 (1989-12-01), Pennebaker
patent: 5008951 (1991-04-01), Koshi
patent: 5038381 (1991-08-01), Nelson
patent: 5067023 (1991-11-01), Kim

Affiliated with

Also associated with

Rating

Parallel processing architecture of run-length codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processing architecture of run-length codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing architecture of run-length codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1211375