Parallel pipelined instruction processing system for very long i

Details Parallel pipelined instruction processing system for very long i Parallel pipelined instruction processing system for very long i

1991-04-08

1994-07-26

Lall, Parshotam S.

395800, G06F 938, G06F 700

Patent

active

053332806

ABSTRACT:
A parallel pipelined instruction processing system for executing a plurality of instructions in parallel without no branch delay, comprises a instruction block fetch unit for fetching an instruction block including at least one instruction field and one branch instruction field, at least one instruction execution unit receiving an instruction included in the instruction field of the instruction block held in the instruction block fetch unit and for executing the received instruction, and a branch instruction execution unit receiving a branch instruction included in the branch instruction field of the instruction block held in the instruction block fetch unit and for executing a processing for the received branch instruction. The branch instruction execution unit includes an operand fetch circuit receiving the branch instruction included in the branch instruction field of the fetched instruction block for fetching, from a data register group, an operand to be used for the received branch instruction, and an address generation circuit receiving the branch instruction included in the branch instruction field of the fetched instruction block and for simultaneously generating a next address of an instruction to be next fetched and a branch destination address for the received branch instruction. The address generation circuit operates to output one of the next address and the branch destination address on the basis of the content of the operand fetch circuit.

REFERENCES:
patent: 4334268 (1982-06-01), Boney et al.
patent: 4539635 (1985-09-01), Boddie et al.
patent: 4777587 (1988-10-01), Case et al.
patent: 4977496 (1990-12-01), Onishi et al.
patent: 5099419 (1992-03-01), Nomura
patent: 5142630 (1992-08-01), Ishikawa
J. R. Brown et al., "Conditionally Executable Instructions"; IBM Technical Disclosure Bulletin, vol. 14, No. 7, Dec. 1971, p. 2109.
Colwell et al., "A VLIW Architecture for a Trace . . . " IEEE, vol. 37, No. 8, Aug. 1988.
Steven, G. B. et al., "Harp: A Parallel Pipelined Risc Processor" Microprocessors and Microsystems Butterworth & Co. Publishers Ltd. Nov. 1989.

Affiliated with

Also associated with

Rating

Parallel pipelined instruction processing system for very long i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel pipelined instruction processing system for very long i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel pipelined instruction processing system for very long i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1057832