Parallel nested transactions in transactional memory

Data processing: database and file management or data structures – File or database maintenance

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C707S674000, C707S675000, C707S683000, C707S685000, C707S687000, C707S692000, C707S695000, C707S704000

Reexamination Certificate

active

07840530

ABSTRACT:
Various technologies and techniques are disclosed for supporting parallel nested transactions in a transactional memory system. Releasing a duplicate write lock for rollback is supported. During rollback processing of a parallel nested transaction, a write log entry is encountered that represents a write lock. If the write lock is a duplicate, a global lock is used to synchronize access to a global versioned write lock map. Optimistic read validation is supported. During validation, if a versioned write lock indicates a sibling conflict, consult information to determine if a parallel nested transaction should be doomed. Write lock acquisition is supported. Upon attempting to acquire a write lock for a parallel nested transaction, a transactional memory word is analyzed to determine if the write lock can be obtained. If the transactional memory word indicates a versioned write lock, retrieve a write log entry pointer from a global versioned write lock map.

REFERENCES:
patent: 5251318 (1993-10-01), Nitta et al.
patent: 5263155 (1993-11-01), Wang
patent: 5687363 (1997-11-01), Oulid-Aissa et al.
patent: 5721909 (1998-02-01), Oulid-Aissa et al.
patent: 5764977 (1998-06-01), Oulid-Aissa et al.
patent: 5835757 (1998-11-01), Oulid-Aissa et al.
patent: 5983225 (1999-11-01), Anfindsen
patent: 6052695 (2000-04-01), Abe et al.
patent: 6295610 (2001-09-01), Ganesh et al.
patent: 6343339 (2002-01-01), Daynes
patent: 6578033 (2003-06-01), Singhal et al.
patent: 6772154 (2004-08-01), Daynes et al.
patent: 6772255 (2004-08-01), Daynes
patent: 6990503 (2006-01-01), Luo et al.
patent: 7234076 (2007-06-01), Daynes et al.
patent: 7289992 (2007-10-01), Walker
patent: 7418706 (2008-08-01), Luo et al.
patent: 7478210 (2009-01-01), Saha et al.
patent: 7496574 (2009-02-01), Walker
patent: 7516366 (2009-04-01), Lev et al.
patent: 2007/0136365 (2007-06-01), Tarditi et al.
patent: 2007/0162520 (2007-07-01), Petersen et al.
patent: 2007/0198519 (2007-08-01), Dice et al.
patent: 2007/0198978 (2007-08-01), Dice et al.
patent: 2009/0006407 (2009-01-01), Magruder et al.
patent: 2009/0077083 (2009-03-01), Magruder et al.
International Search Report and Written Opinion for application PCT/US2008/076564 dated Mar. 31, 2009, 9 pages.
Dice, et al., Transactional Locking II, Lectures Notes in Computer Science, vol. 4167, Sep. 2006, pp. 194-208.
Dice, et al., What Really Makes Transactions Faster?, First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Jun. 2006, 11 pages.
Moraven, et al., Supporting Nested Transactional Memory in LogTM, Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2006, pp. 359-370.
International Search Report and Written Opinion for Application No. PCT/US2008/076565, mailed on Mar. 18, 2009, 10 pages.
Mcdonald, Austin et al., “Architectural Semantics for Practical Transactional Memory”, ACM, vol. 34, Issue 2, May 2006, pp. 53-65.
Agrawal, Kunal et al., “Nested Parallelism in Transactional Memory”, Principles and Practice of Parallel Programming, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming 2008, pp. 163-174.
International Search Report and Written Opinion for Application No. PCT/US2008/076563, mailed on Mar. 18, 2009, 11 pages.
Moss, J. Eliot B. et al., “Nested transactional memory: Model and architecture sketches”, Science of Computer Programming (2006), May 10, 2006, 16 pages.
Moravan, et al., “Supporting Nested Transactional Memory in LogTM”, Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose, CA, Oct. 21-25, 2006, 12 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel nested transactions in transactional memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel nested transactions in transactional memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel nested transactions in transactional memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4189542

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.