Boots – shoes – and leggings
Patent
1986-04-23
1989-02-28
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 1516
Patent
active
048091693
ABSTRACT:
A coprocessor architecture specifically adapted for parallel operation as one of an array of coprocessors is described. Each of the coprocessors of the array are commonly responsive to a host processor. The coprocessor architecture preferably includes a selector for enabling the responsiveness of the coprocessor architecture to instructions from the host processor including an enabled responsiveness unique among the plurality of coprocessors and enabled responsiveness that is in common with that of the plurality of the coprocessors. The coprocessor architecture further includes a microengine for qualifying the responsiveness of the coprocessor to instructions provided by the host processor including qualification of the enabled responsiveness of the coprocessor architecture as provided for by the selector. Consequently, the coprocessors of the array are readily managed both individually and, from the perspective of the host processor, as a single entity operating as a single instruction, multiple data machine. As such, the coprocessor array requires little, if any, managerial support from the host processor, regardless of the specific number of coprocessors participating in the coprocessor array.
REFERENCES:
patent: 3287702 (1966-11-01), Borck, Jr. et al.
patent: 3979728 (1976-09-01), Reddaway
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4149243 (1979-04-01), Wallis
patent: 4224600 (1980-09-01), Sellner
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4435758 (1984-03-01), Lorie et al.
patent: 4498134 (1985-02-01), Hansen et al.
patent: 4514807 (1985-04-01), Nogi et al.
patent: 4542455 (1985-09-01), Demeure
patent: 4709327 (1987-11-01), Hillis et al.
Sfarti Adrian
Strupat Achim
Advanced Micro Devices , Inc.
Munteanu Florin
Zache Raulfe B.
LandOfFree
Parallel, multiple coprocessor computer architecture having plur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel, multiple coprocessor computer architecture having plur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel, multiple coprocessor computer architecture having plur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1373246