Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-02-20
2007-02-20
Rao, Seema S. (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S469000, C712S212000
Reexamination Certificate
active
10102960
ABSTRACT:
A packet header processing engine includes a level 2 (L2) header generation unit and a level 3 (L3) header generation unit. The L2 and L3 header generation units are implemented in parallel with one another. The L2 generation unit writes L2 header information to a first buffer and the L3 generation unit writes L3 header information to a second buffer. When both the L2 and L3 generation units complete their operations for a particular packet, a build component combines the generated L2 and L3 header information from the buffers to form a complete packet header.
REFERENCES:
patent: 5608786 (1997-03-01), Gordon
patent: 5938736 (1999-08-01), Muller et al.
patent: 6067300 (2000-05-01), Baumert et al.
patent: 6172981 (2001-01-01), Cox et al.
patent: 6275508 (2001-08-01), Aggarwal et al.
patent: 6289023 (2001-09-01), Dowling et al.
patent: 6442669 (2002-08-01), Wright et al.
patent: 6560228 (2003-05-01), Kingsley
patent: 6629141 (2003-09-01), Elzur et al.
patent: 6671722 (2003-12-01), Stachura et al.
patent: 6721316 (2004-04-01), Epps et al.
patent: 6807581 (2004-10-01), Starr et al.
patent: 6920133 (2005-07-01), Boodaghians
patent: 6970468 (2005-11-01), Doidge et al.
patent: 2002/0016905 (2002-02-01), Kojima et al.
patent: 2002/0064130 (2002-05-01), Siu et al.
patent: 2002/0116595 (2002-08-01), Morton
patent: 2003/0076850 (2003-04-01), Jason, Jr.
patent: 2003/0097481 (2003-05-01), Richter
patent: 2003/0172177 (2003-09-01), Kersley et al.
patent: 2004/0085962 (2004-05-01), Sugai et al.
patent: 2004/0228339 (2004-11-01), Gallo et al.
Co-pending U.S. Appl. No. 10/102,951, filed Mar. 22, 2002; entitled: “Systems and Methods for Handling Packet Fragmentation”; 35 page specification; 15 sheets of drawings.
Co-pending U.S. Appl. No. 10/102,932, filed Mar. 22, 2002; entitled: “Optimized Buffer Loading for Packet Header Processing”; 44 page specification; 15 sheets of drawings.
Co-pending U.S. Appl. No. 10/102,961, filed Mar. 22, 2002; entitled: “Mailbox Registers for Synchronizing Header Processing Execution”; 42 page specification; 15 sheets of drawings.
Co-pending U.S. Appl. No. 10/102,931, filed Mar. 22, 2002; entitled: “Dedicated Processing Resources for Packet Header Generation”; 44 page specification; 15 sheets of drawings.
Co-pending U.S. Appl. No. 10/102,933, filed Mar. 22, 2002; entitled: “Logical Separation and Accessing of Descriptor Memories”; 36 page specification; 15 sheet of drawings.
Co-pending U.S. Appl. No. 10/102,958, filed Mar. 22, 2002; entitled: “On the Fly Header Checksum Processing Using Dedicated Logic”; 35 page specification; 15 sheets of drawings.
Libby Jeffrey G.
Lim Raymond M.
Sindhu Pradeep
Harrity & Snyder LLP
Juniper Networks, Inc.
Rao Seema S.
Shew John
LandOfFree
Parallel layer 2 and layer 3 processing components in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel layer 2 and layer 3 processing components in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel layer 2 and layer 3 processing components in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3892950