Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2009-03-12
2011-11-29
Kim, Kenneth (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S036000
Reexamination Certificate
active
08069334
ABSTRACT:
The present invention provides histogram calculation for images and video applications using a SIMD and VLIW processor with vector Look-Up Table (LUT) operations. This provides a speed up of histogram calculation by a factor of N times over a scalar processor where the SIMD processor could perform N LUT operations per instruction. Histogram operation is partitioned into a vector LUT operation, followed by vector increment, vector LUT update, and at the end by reduction of vector histogram components. The present invention could be used for intensity, RGBA, YUV, and other type of multi-component images.
REFERENCES:
patent: 5129092 (1992-07-01), Wilson
patent: 5432893 (1995-07-01), Blasubramanian et al.
patent: 5734791 (1998-03-01), Acero et al.
patent: 6393413 (2002-05-01), Jorgensen et al.
patent: 6996271 (2006-02-01), Ono et al.
patent: 7437622 (2008-10-01), Love et al.
patent: 7688369 (2010-03-01), Silverbrook et al.
LandOfFree
Parallel histogram generation in SIMD processor by indexing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel histogram generation in SIMD processor by indexing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel histogram generation in SIMD processor by indexing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4269325