Parallel hierarchical timing correction

Details Parallel hierarchical timing correction Parallel hierarchical timing correction

1996-06-24

1999-03-02

Teska, Kevin J.

Boots, shoes, and leggings

364488, G06F 9455, H01L 2170, H01L 2702

Patent

active

058779655

ABSTRACT:
A method is provided for performing timing correction on a hierarchical integrated circuit design comprising the steps of forming a hierarchical integrated circuit design, applying a hierarchical timing tool to the entire circuit hierarchy, applying a timing correction algorithm to improve timing of the design as measured by the hierarchical timing tool; and applying a parallel timing management tool to multiple applications of the hierarchical timing tool and the timing correction algorithm. Also described is an information handling system including means for implementing the parallel hierarchical timing correction method of the present invention.

REFERENCES:
patent: 4386403 (1983-05-01), Hsieh et al.
patent: 4612618 (1986-09-01), Pryor et al.
patent: 5095454 (1992-03-01), Huang
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5267175 (1993-11-01), Hooper
patent: 5363375 (1994-11-01), Chuang et al.
patent: 5396435 (1995-03-01), Ginetti et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5544088 (1996-08-01), Aubertine et al.
Dillinger et al., "A Logic Synthesis System for VHDL Design Descriptions", Computer Aided Design, 1989 International Conference, pp. 66-69. 1989.
Frankle, Jon, "Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing," Design Auto Mation Conference, 1992 ACM/IEEE Conference, pp. 536-542, 1992.
Meixner et al., "Timing Driven Pin Assignment in a Hierarchical Design Environment," Euro ASIC '91, pp. 212-217, 1991.
Youssef, Habib, "Timing Constraints for Correct Performance," Computer Aided Design, 1990 International Conference, pp. 24-27, 1990.
"Timing-Influenced Layout Design," IBM Technical Disclosure Bulletin, vol. 28, No. 11, Apr. 1986, pp. 4981-4987.

Affiliated with

Also associated with

Rating

Parallel hierarchical timing correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel hierarchical timing correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel hierarchical timing correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-428636