Parallel emulation system and method

Details Parallel emulation system and method Parallel emulation system and method

1996-12-31

1999-10-12

Teska, Kevin J.

G06F 944

Patent

active

059665157

ABSTRACT:
A system and method for emulating a target system's hardware using highly parallel software emulation. Target system hardware under the control of program instructions is emulated using parallel software activity routines. Each of the program instructions is sequentially provided to a series of the activity routines, where each activity routine is a stage of a software emulation pipeline. Each activity routine emulates a particular function designated by the particular program instruction of the target system. The information is forwarded from each of the stages of the series of activity routines to their successive stages in the series. Each stage forwards its associated information to its respective successive stage when the stage has completed its designated activity, and has recognized that its respective successive stage has completed its respective function and is ready to accept more information.

REFERENCES:
patent: 4415969 (1983-11-01), Bayliss et al.
patent: 5088058 (1992-02-01), Salsburg
patent: 5396616 (1995-03-01), Venable
patent: 5446876 (1995-08-01), Levine et al.
patent: 5557795 (1996-09-01), Venable
patent: 5574927 (1996-11-01), Scantlin
patent: 5615357 (1997-03-01), Ball
patent: 5678032 (1997-10-01), Woods et al.
patent: 5765011 (1998-06-01), Wilkinson et al.

Affiliated with

Also associated with

Rating

Parallel emulation system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel emulation system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel emulation system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-660591