Parallel data processing systems and methods using...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07861060

ABSTRACT:
Parallel data processing systems and methods use cooperative thread arrays (CTAs), i.e., groups of multiple threads that concurrently execute the same program on an input data set to produce an output data set. Each thread in a CTA has a unique identifier (thread ID) that can be assigned at thread launch time. The thread ID controls various aspects of the thread's processing behavior such as the portion of the input data set to be processed by each thread, the portion of an output data set to be produced by each thread, and/or sharing of intermediate results among threads. Mechanisms for loading and launching CTAs in a representative processing core and for synchronizing threads within a CTA are also described.

REFERENCES:
patent: 5109514 (1992-04-01), Garner et al.
patent: 5355508 (1994-10-01), Kan
patent: 5434995 (1995-07-01), Oberlin et al.
patent: 5450603 (1995-09-01), Davies
patent: 5504678 (1996-04-01), Juszczak et al.
patent: 5539898 (1996-07-01), Trevett et al.
patent: 5592628 (1997-01-01), Ueno et al.
patent: 5678062 (1997-10-01), Okada et al.
patent: 5721921 (1998-02-01), Kessler et al.
patent: 5740402 (1998-04-01), Bratt et al.
patent: 5778416 (1998-07-01), Harrison et al.
patent: 5854758 (1998-12-01), Kosuda et al.
patent: 5928351 (1999-07-01), Horie et al.
patent: 5973705 (1999-10-01), Narayanaswami
patent: 6085303 (2000-07-01), Thorson et al.
patent: 6088714 (2000-07-01), Wadleigh
patent: 6205519 (2001-03-01), Aglietti et al.
patent: 6216174 (2001-04-01), Scott et al.
patent: 6233599 (2001-05-01), Nation et al.
patent: 6282585 (2001-08-01), Batten et al.
patent: 6330584 (2001-12-01), Joffe et al.
patent: 6366998 (2002-04-01), Mohamed
patent: 6418442 (2002-07-01), Dwyer
patent: 6532484 (2003-03-01), Kechriotis
patent: 6897871 (2005-05-01), Morein et al.
patent: 6918044 (2005-07-01), Robins et al.
patent: 6925643 (2005-08-01), Hokenek et al.
patent: 7047268 (2006-05-01), Harley et al.
patent: 7062523 (2006-06-01), Hoffman et al.
patent: 7073039 (2006-07-01), Kirsch
patent: 7360035 (2008-04-01), Jenkins et al.
patent: 7412586 (2008-08-01), Rajopadhye et al.
patent: 7490190 (2009-02-01), Skull
patent: 7584342 (2009-09-01), Nordquist et al.
patent: 2002/0062352 (2002-05-01), Asano et al.
patent: 2002/0107990 (2002-08-01), Johnson et al.
patent: 2002/0174318 (2002-11-01), Stuttard et al.
patent: 2002/0196669 (2002-12-01), Hsu et al.
patent: 2003/0056200 (2003-03-01), Li et al.
patent: 2003/0135535 (2003-07-01), Hoeflinger et al.
patent: 2003/0196030 (2003-10-01), Elliott et al.
patent: 2004/0073772 (2004-04-01), Hokenek et al.
patent: 2004/0181503 (2004-09-01), Moseler et al.
patent: 2005/0097258 (2005-05-01), Schreter
patent: 2005/0108720 (2005-05-01), Cervini
patent: 2005/0149602 (2005-07-01), Venkatachalam et al.
patent: 2005/0160127 (2005-07-01), Swartzlander et al.
patent: 2005/0226079 (2005-10-01), Zhu et al.
patent: 2005/0256917 (2005-11-01), Harley
patent: 2005/0283786 (2005-12-01), Dettinger et al.
patent: 2005/0289299 (2005-12-01), Nunamaker et al.
patent: 2006/0143415 (2006-06-01), Naik
patent: 2006/0248535 (2006-11-01), Grover
patent: 2006/0256782 (2006-11-01), Shimizu
patent: 2007/0013702 (2007-01-01), Hiroi et al.
patent: 2007/0033369 (2007-02-01), Kasama et al.
patent: 2007/0208795 (2007-09-01), Nakanishi
patent: 2007/0220517 (2007-09-01), Lippett
patent: 2007/0239815 (2007-10-01), Cousineau et al.
patent: 2008/0140994 (2008-06-01), Khailany et al.
patent: 2008/0184211 (2008-07-01), Nickolls et al.
patent: 2009/0300621 (2009-12-01), Mantor et al.
patent: 2009/0307704 (2009-12-01), Munshi et al.
U.S. Appl. No. 11/311,997, Office Action dated Jan. 21, 2010, 12 pages.
U.S. Appl. No. 11/554,552, Office Action dated Oct. 14, 2009, 15 pages.
Eggers et al. “Simultaneous multithreading: A platform for next-generation processors” IEEE Micro, Sep./Oct. 1997(vol. 17, No. 5) pp. 12-19.
U.S. Appl. No. 11/554,563, Office Action dated Sep. 14, 2009, 11 pages.
U.S. Appl. No. 11/554,563, Office Action dated Dec. 22, 2008, 17 pages.
Garg et al., “Architectural support for inter-stream communication in a MSIMD system”; High-Performance Computer Architecture, 1995. Proceedings First IEEE Symposium on; Publication Date: 1995; pp. 348-357.
U.S. Appl. No. 11/554,546, Office Action dated Aug. 5, 2009, 12 pages.
U.S. Appl. No. 11/554,546, Office Action dated Jan. 25, 2010, 12 pages.
Ortiz; Teaching the SIMD Execution Model: Assembling a Few Parallel Programming Skills; Feb. 2003; SIGCSE'03; ACM.
U.S. Appl. No. 11/303,780, Office Action mailed May 7, 2008, 15 pages.
U.S. Appl. No. 11/303/780, Office Action mailed Dec. 31, 2008, 13 pages.
U.S. Appl. No. 11/424,514, Notice of Allowance dated Oct. 16, 2009, 7 pages.
U.S. Appl. No. 11/424,511, Office Action dated Oct. 16, 2009, 7 pages.
Feitelson, “Packing Schemes for Gang Scheduling”, Proceedings of the Workshop on Job Scheduling Strategies for Parallel Processing, Lecture Notes in Computer Science, vol. 1162, 1996, pp. 89-110.
Mersenne Twister Algorithm (last modified on Feb. 26, 2004).
U.S. Appl. No. 11/608,762, Office Action dated Oct. 13, 2009, 8 pages.
U.S. Appl. No. 11/554,542, Office Action dated Jul. 17, 2009, 8 pages.
Johnson et al., “A Distributed Hardware Mechanism for Process Synchronization on Shared-Bus Multiprocessors,” 1994; IEEE Computer Society; ICPP '94, pp. 268-275.
Office Action dated Jun. 3, 2009, U.S. Appl. No. 11/554,552, filed Oct. 30, 2006, 14 pages.
Garzia (ATI Stream Computing) Seminar on General-Purpose computing on GPUs, 2009.
Brook+Release Notes (Brook+Release Notes, Stream Computing SDK 1.4), 2009.
AMD Developer Forums (Thread title: LDS: More info requested), 2008.
Derek Wilson (Anandtech: OpenCL 1.0: The Road to Pervasive GPU Computing), Dec. 31, 2008.
Aaftab Munshi (The OpenCl Specification) May 16, 2009.
User Guide (ATI Stream Computing User Guide); first two pages attached; Apr. 2009.
Technical Overview (ATI Stream Computing Technical Overview); 2009.
B3D Forum (Beyond3D Forums, thread title: GPGPU capabilities in Radeon HD 3000/4000; 2008.
Doom9's Forum (Doom 9 Forum, thread title “Nvidia submits its OpenCL 1.0 drivers for certification”), 2009.
U.S. Appl. No. 11/305,479, Notice of Allowance mailed Jul. 6, 2009, 14 pages.
U.S. Appl. No. 11/554,552, Office Action dated Mar. 23, 2010, 16 pages.
U.S. Appl. No. 11/554,546, Office Action mailed May 26, 2010, 13 pages.
Mersenne Twister Algorithm (last modified on Feb. 26, 2004), downloaded on Sep. 29, 2009 from http://www.umiacs.umd.edu/-yangcj/mtmd.h
U.S. Appl. No. 11/303,780, Notice of Allowance dated Jul. 15, 2010, 2 pages.
U.S. Appl. No. 11/608,762, Final Office Action mailed Mar. 31, 2010, 10 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel data processing systems and methods using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel data processing systems and methods using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data processing systems and methods using... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4202517

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.