Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2006-06-13
2006-06-13
Duong, Frank (Department: 2666)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C375S354000
Reexamination Certificate
active
07061938
ABSTRACT:
A data bus is provided having both a synchronous clock and a channel of data control information integrated in a single signal path. For a data bus having a particular bit time, the integrated clock and control signal has clock high and low time in units equal to one bit time. One edge of the integrated clock and control signal is fixed in phase for bit timing; the alternate edge is phase-modulated. The phase-modulated clock edge carries framing and control data. The fixed-phase bit-timing edge regulates a DLL or PLL to extend the timing. The clock rate is preferably chosen to be equal to the multiplexing cycle rate of multiplexed data carried on the parallel bus.
REFERENCES:
patent: 3925762 (1975-12-01), Heitlinger et al.
patent: 4972161 (1990-11-01), Davies et al.
patent: 5140611 (1992-08-01), Jones et al.
patent: 5513377 (1996-04-01), Capowski et al.
patent: 5522088 (1996-05-01), Halma et al.
patent: 5568526 (1996-10-01), Ferraiolo et al.
patent: 5598442 (1997-01-01), Gregg et al.
patent: 5623644 (1997-04-01), Self et al.
patent: 5634043 (1997-05-01), Self et al.
patent: 5651033 (1997-07-01), Gregg et al.
LandOfFree
Parallel data bus integrated clocking and control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel data bus integrated clocking and control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data bus integrated clocking and control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3696085