Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2005-07-19
2005-07-19
Wamsley, Patrick (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S118000
Reexamination Certificate
active
06919833
ABSTRACT:
A parallel DAC topology reduces systematic linearity errors by offsetting the digital codes inputted to the individual DACs from one another. Linearity errors that would normally add together are thus reduced.
REFERENCES:
patent: 4272760 (1981-06-01), Prazak et al.
patent: 4829236 (1989-05-01), Brenardi et al.
patent: 5043731 (1991-08-01), Nishimura
patent: 5248970 (1993-09-01), Sooch et al.
patent: 5731772 (1998-03-01), Mikkola et al.
patent: 6154158 (2000-11-01), Walker
patent: 6191715 (2001-02-01), Fowers
patent: 6204783 (2001-03-01), Paz et al.
patent: 6304201 (2001-10-01), Moreland et al.
patent: 6307490 (2001-10-01), Litfin et al.
patent: 6603418 (2003-08-01), Al-Awadhi
patent: 6624772 (2003-09-01), Gealow et al.
patent: 6670938 (2003-12-01), Yoshida
patent: 6703956 (2004-03-01), Mueller et al.
patent: 6763227 (2004-07-01), Kramer
patent: 6794920 (2004-09-01), Aliahmad et al.
patent: 6819273 (2004-11-01), Mizutani et al.
Fujitsu Product Flyer: “MB86060 16-Bit Interpolating Digital to Analog Converter,” Version 1.2, Jun. 2000.
LandOfFree
Parallel converter topology for reducing non-linearity errors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel converter topology for reducing non-linearity errors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel converter topology for reducing non-linearity errors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3407441