Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1997-10-15
1999-12-07
Follansbee, John A.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
710 22, 709252, 709238, G06F 1500
Patent
active
060000244
ABSTRACT:
A binary tree computer system connected to a host computer that includes N bus controllers connected in a binary tree configuration in which each bus controller except those at the extremes of the tree are connected to left and right child bus controllers, where N is an integer. One of the bus controllers is a root bus controller that connects the binary tree to the host computer. Each of the bus controllers has an associated processing element attached thereto and two processing elements are connected to each of the bus controllers at the extremes of the binary tree. Each of the processing elements includes a microprocessor and an associated memory. Each of the bus controllers includes, for each of the processing elements connected thereto, a buffered interface connecting the processing element to the bus controller for transmitting instructions and data between the bus controller and the processing element, and for writing and reading information into and from the memory of the processing element without involving the microprocessor.
REFERENCES:
patent: 4843540 (1989-06-01), Stolfo
patent: 4860201 (1989-08-01), Stolfo et al.
patent: 4910669 (1990-03-01), Gorin et al.
patent: 5020059 (1991-05-01), Gorin et al.
patent: 5038386 (1991-08-01), Li
patent: 5166674 (1992-11-01), Baum et al.
patent: 5353412 (1994-10-01), Douglas et al.
patent: 5446915 (1995-08-01), Pierce
patent: 5561768 (1996-10-01), Smith
Youn et al., "On Implementing Large Binary Tree Architecture in VLSI and WSI" IEEE, pp. 526-537, 1989.
Tzeng et al., "Binary Tree Layouts with Adequate I/O Support," IEEE, pp. 1612-1615, 1990.
Bridges, "The Function of a Connection Network Between Host and Processing Elements in Massively Parallel Computer Systems," IEEE, pp. 455-458, 1988.
Fifth Generation Computer Corporation
Follansbee John A.
LandOfFree
Parallel computing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel computing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel computing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-836671