Boots – shoes – and leggings
Patent
1992-09-16
1994-07-26
Richardson, Robert L.
Boots, shoes, and leggings
364267, 364DIG1, 395575, 370 60, G06F 1100
Patent
active
053332687
ABSTRACT:
A digital computer includes a plurality of processing elements, a command processor, a diagnostic processor and a communications network. The processing elements each performs data processing and data communications operations in connection with commands. The processing elements also performing diagnostic operations in response to diagnostic operation requests and providing diagnostic results in response thereto. The command processor generates commands for the processing elements, and also performs diagnostic operations in response to diagnostic operation requests and providing diagnostic results in response thereto. The diagnostic processor generates diagnostic requests. The communication network includes three elements, including a data router, a control network and a diagnostic network. The data router is connected to the processing elements for facilitating the transfer of data among them during a data communications operation. The control network is connected to the processing elements and the command processor for transferring commands from the command processor to the processing elements. The diagnostic network connected to the processing elements, the command processor and the diagnostic processor for transferring diagnostic requests from the diagnostic processor to the processing elements and the command processor and for transferring diagnostic results from the processing elements and the command processor to the diagnostic processor.
REFERENCES:
patent: 4112414 (1978-09-01), Iscol et al.
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4868818 (1989-09-01), Madan et al.
patent: 5021947 (1991-06-01), Campbell et al.
patent: 5065394 (1991-11-01), Zhang
IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988, New York, U.S.; "Bus Arbitration and Buffer Management", pp. 387-391.
Barbosa, V. C., et al., "Specification of a Communication Virtual Processor for Parallel Processing Systems", Microprocessor and Microprogramming, vol. 24, Nos. 1-5, Supercomputers: Technology and Applications, 14th Euromicro Symp., Aug. 29-Sep. 1, 1988, Zurich, CH, pp. 511-518.
IBM Technical Disclosure Bulletin, vol. 24, No. 6, Nov. 1981, New York, U.S.; Goncharsky, S. L., et al.: "Use of Binary Trees for Storage Allocation", pp. 2710-2712.
Borkar, S., et al., "Supporting Systolic and Memory Communication in iWarp", Computer Architecture News, vol. 18, No. 2, Jun. 1990, New York, U.S., pp. 70-81.
Narraway, J. J., "Probabilistic Diagnosis in Multiprocessor System", Microprocessing and Microprogramming, vol. 1/5, No. 28, Mar. 1990, pp. 75-78.
Gray, F. G., "Summary of a Distribute-Control Algorithm for a Dynamically Reconfigurable Array Architecture", Proceedings, International Conference on Wafer Scale Integration, Jan. 3, 1989, San Francisco, U.S.
Leiserson, C. E., "Fat-trees: Universal Networks for Hardware-Efficient Supercomputing", IEEE Transactions on Computers, vol. 10, No. C-34, Oct. 1985.
Douglas David C.
Ganmukhi Mahesh N.
Hill Jeffrey V.
Hillis W. Daniel
Kuszmaul Bradley C.
Jordan Richard A.
Richardson Robert L.
Thinking Machines Corporation
LandOfFree
Parallel computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1057688