Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Patent
1997-06-30
1999-11-02
Tung, Kee M.
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
345505, 345508, 345113, G06T 120
Patent
active
059779900
ABSTRACT:
A parallel computer synthesizes a digital map. The computer includes a first stage and a second stage. The first stage includes a background processor for generating a map background image and N overlay processors for generating first through Nth map overlay images of non-relocatable map features. First and second sets of interim buffers are alternately connected to the background processor and to the N overlay processors. The second stage includes a second stage processor connected to the output of the first and second sets of interim buffers for combining, according to a predetermined priority, the overlay images generated by the processors of the first stage to generate a composite map image. The second stage processor also generates a final map overlay image of relocatable features, and combines the composite map image with the overlay image of relocatable features to generate a display map image. A pair of output buffers is connected to the output of the second stage processor so that each buffer of the pair is alternately connected to the processor.
REFERENCES:
patent: 4661811 (1987-04-01), Gray et al.
patent: 4682160 (1987-07-01), Beckwith, Jr. et al.
patent: 4815012 (1989-03-01), Feintuch
patent: 4825381 (1989-04-01), Bottorf et al.
patent: 4857905 (1989-08-01), Ogawa
patent: 4876651 (1989-10-01), Dawson et al.
patent: 5010515 (1991-04-01), Torborg, Jr.
patent: 5046023 (1991-09-01), Katsura et al.
patent: 5177624 (1993-01-01), Sato
patent: 5261030 (1993-11-01), Brooke et al.
patent: 5293481 (1994-03-01), Mita et al.
patent: 5386370 (1995-01-01), Woo
patent: 5392292 (1995-02-01), Fischer et al.
patent: 5408606 (1995-04-01), Eckart
patent: 5426725 (1995-06-01), Kilgore
patent: 5434968 (1995-07-01), Kunii et al.
patent: 5454073 (1995-09-01), Fukushima et al.
patent: 5459826 (1995-10-01), Archibald
patent: 5471567 (1995-11-01), Soderberg et al.
patent: 5471579 (1995-11-01), Kimura et al.
patent: 5543824 (1996-08-01), Priem et al.
Anderson Terry J.
Hoch Jr. Karl J.
Luu Sy D.
Northrop Grumman Corporation
Tung Kee M.
LandOfFree
Parallel computer for real time map synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel computer for real time map synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel computer for real time map synthesis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2142235