Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Reexamination Certificate
2006-11-14
2006-11-14
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
C712S241000
Reexamination Certificate
active
07136989
ABSTRACT:
A parallel computation processor being capable of high-speed loop operation. When instruction decoders decode the VLOOP instruction, which triggers loop operation, an instruction buffer starts storing normal instructions. The instruction buffer dispatches a VLIW instruction composed of n pieces of normal instructions to execution units each time n pieces of instructions are stored therein. The execution units concurrently execute the instructions. After all instructions comprised in a loop have been stored in the buffer and once dispatched as VLIW instructions to be executed, the loop is executed repeatedly.
REFERENCES:
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 6014741 (2000-01-01), Mahalingaiah
patent: 6032252 (2000-02-01), Petro et al.
patent: 6425069 (2002-07-01), Thatcher et al.
patent: 6490673 (2002-12-01), Heishi et al.
patent: 6598155 (2003-07-01), Ganapathy et al.
patent: 6671799 (2003-12-01), Parthasarathy
patent: 7-110769 (1995-04-01), None
Coleman Eric
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Parallel computation processor, parallel computation control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel computation processor, parallel computation control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel computation processor, parallel computation control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3705852