Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2000-03-17
2003-07-08
Pham, Chi (Department: 2631)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
Reexamination Certificate
active
06590948
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to a parallel asynchronous sample rate reducer and, more particularly to an asynchronous sample rate reducer for converting a synchronous parallel digital input signal into a parallel digital output signal with an average aggregate sample rate that is asynchronous with respect to the input sample clock rate.
BACKGROUND OF THE INVENTION
Existing communication systems typically include modulators and demodulators designed to operate at relatively high speeds. In order to further improve the throughput of modulation/demodulation systems, conventional systems use modulated parallel, digital signals for transmission and demodulation upon receipt. Thus, the throughput of such communication systems depends upon the speed of modulation and demodulation. Present implementation of the modulation systems include sample rate reducers. Sample rate reducers typically process one sample during each clock cycle. An example of such a system may be found with reference to “Interpolation in Digital Modems—Part 1: Fundamentals”, Floyd Gardner, IEEE Transactions On Communications, Vol. 41, No. 3, Mar. 3, 1993, pp. 501-507. The Gardner reference describes an approach for using interpolation in digital modems to expedite the demodulation process.
In accordance with the present invention there is provided a high data rate demodulator.
Further in accordance with the present invention there is provided a parallel asynchronous sample rate reducer that converts a synchronous parallel digital input signal into a parallel digital output signal having an average aggregate sample rate that is asynchronous with respect to the input sample clock rate.
Also in accordance with the present invention there is provided a digital demodulator having an input sample rate that is asynchronous with respect to the demodulated output data rate.
SUMMARY OF THE INVENTION
In accordance with the teachings of the present invention, a sample rate reducer processes a parallel input data stream sampled at a sample clock rate into a parallel output data stream at a sample rate that is asynchronous with respect to the sample clock rate. The sample rate reducer includes a parallel phase accumulator for receiving a sample control signal that varies in accordance with a desired sample frequency. The parallel phase accumulator generates a parallel phase accumulator value having a plurality of components, each component including a sample number and a fractional phase value. A logic controller receives the parallel phase accumulator value and a frequency control signal, and the logic controller generates a parallel interval control value defining a desired time delay between an input sample and a required output sample. The logic controller also generates a parallel control build value which includes the phase accumulator value sample number with multiple, identical sample numbers reduced to a single sample. A parallel interpolator receives the parallel input stream of data and generates a parallel interpolator output data stream. The parallel interpolator output data stream includes interpolated values at the intervals defined by the interval control value. A parallel word builder receives the control build value from the logic controller and the parallel interpolator output data stream, and assembles valid samples from the parallel interpolator output data stream to form the parallel output data stream comprising interpolated values corresponding to consecutively numbered samples.
REFERENCES:
patent: 3969615 (1976-07-01), Bowers et al.
patent: 4077063 (1978-02-01), Lind
patent: 4486846 (1984-12-01), McCallister et al.
patent: 4787058 (1988-11-01), Schmars
patent: 4809205 (1989-02-01), Freeman
patent: 4926443 (1990-05-01), Reich
patent: 4975699 (1990-12-01), Frey
patent: 5027087 (1991-06-01), Rottinghaus
patent: 5111162 (1992-05-01), Hietala et al.
patent: 5146418 (1992-09-01), Lind
patent: 5204676 (1993-04-01), Herrmann
patent: 5249204 (1993-09-01), Funderburk et al.
patent: 5276633 (1994-01-01), Fox et al.
patent: 5315620 (1994-05-01), Halawani et al.
patent: 5483203 (1996-01-01), Rottinghaus
patent: 5504751 (1996-04-01), Ledzius et al.
patent: 5517529 (1996-05-01), Stehlik
patent: 5596609 (1997-01-01), Genrich et al.
patent: 5697068 (1997-12-01), Salvi et al.
patent: 5790601 (1998-08-01), Corrigan, III et al.
patent: 5812940 (1998-09-01), Lindell
patent: 5815117 (1998-09-01), Kolanek
patent: 5894592 (1999-04-01), Brueske et al.
patent: 5991605 (1999-11-01), Rapeli
patent: 6028493 (2000-02-01), Olgaard et al.
patent: 6055280 (2000-04-01), Genrich
patent: 6133804 (2000-10-01), Wagner et al.
patent: 6298093 (2001-10-01), Genrich
patent: 6366225 (2002-04-01), Ozdemir
patent: 0 102 784 (1984-03-01), None
patent: 0 889 595 (1999-01-01), None
patent: 0 926 857 (1999-06-01), None
patent: 2152715 (1985-08-01), None
patent: WO 86/06517 (1986-11-01), None
patent: WO 92/02872 (1992-02-01), None
patent: WO 99/23760 (1999-05-01), None
patent: WO 99/49582 (1999-09-01), None
Aschwanden, Felix, “Direct Conversion—How to Make it Work in TV Tuners,” IEEE Transactions on Consumer Electronics, US, IEEE Inc. New York, vol. 42, No. 3, Aug. 1, 1996, pp. 729-738, XP 000638561.
Hogenauer, Eugene B., Manuscript: “An Economical Class of Digital Filters for Decimation and Interpolation”, IEEE Transactions on Acoustics, Speech and Signal Processing, vol. ASSP-29, No. 2, Apr. 1981, 9 pages.
Gardner, F.M., “Interpolation in Digital Modems/Part I: Fundamentals”, IEEE Transactions on Communications, IEEE Inc., New York, vol. 41, No. 3, Mar. 1, 1993, pp. 501-507, XP000372693.
“Apparatus and Method for Quadrature Tuner Error Correction”, Specification, Claims and Abstract (32 pages), drawings (3 pages), Application Ser. No. 09/358,354 filed Jul. 21, 1999, inventor Thad J. Genrich, Attorney Docket No. 065597.0113.
“Digital Tuner with Optimized Clock Frequency and Integrated Parallel CIC Filter and Local Oscillator”, Specification, Claims and Abstract (22 pages), drawings (3 pages), Application Ser. No. 09/527,798 filed Mar. 17, 2000, inventor Thad J. Genrich, Attorney Docket No. 065597.0114.
Gardner, Floyd M., “Interpolation in Digital Modems—Part I: Fundamentals”, IEEE Transactions on Communications, Mar. 1993, vol. 41, No. 3, 8 pages.
“Method and System for Generating a Trigonometric Function”, Specification, Claims and Abstract (30 pages), 2 pages of drawings, inventor Thad J. Genrich, filed Jul. 27, 1999, U.S. Appln. Ser. No. 09/361,917.
Baker & Botts L.L.P.
Burd Kevin M
Raytheon Company
LandOfFree
Parallel asynchronous sample rate reducer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel asynchronous sample rate reducer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel asynchronous sample rate reducer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3034684