Parallel associative processor formed from modified dram

Details Parallel associative processor formed from modified dram Parallel associative processor formed from modified dram

1996-08-05

1997-12-02

Canney, Vincent P.

Excavating

G06F 1100

Patent

active

056944063

ABSTRACT:
A parallel associative processor is formed from a DRAM circuit whose storage positions are organized into words, which are further subdivided into columns. Each column is associated with a sense amplifier, which is used to perform data refreshing. Comparators are coupled to the sense amplifiers to permit logical operations, including comparisions with external data placed on a bus, to be performed on data addressed and read from the storage positions, including during refresh operations. A latch or flip-flop with control inputs is associated with each word, to hold a match or mismatch signal identifying, in parallel for each word, the results of the logical operations.

REFERENCES:
patent: 3508220 (1970-04-01), Stampler
patent: 3810108 (1974-05-01), Krewson et al.
patent: 3997882 (1976-12-01), Goyal
patent: 4065756 (1977-12-01), Panigrahi
patent: 4172282 (1979-10-01), Aichelmann et al.
patent: 4185323 (1980-01-01), Johnson et al.
patent: 4232376 (1980-11-01), Dion et al.
patent: 4277833 (1981-07-01), Chambers
patent: 4277838 (1981-07-01), Chambers
patent: 4450520 (1984-05-01), Hollaar et al.
patent: 4507748 (1985-03-01), Cotton
patent: 4590465 (1986-05-01), Fuchs
patent: 4598400 (1986-07-01), Hillis
patent: 4636982 (1987-01-01), Takemae et al.
patent: 4646326 (1987-02-01), Davis et al.
patent: 4677592 (1987-06-01), Sakurai et al.
patent: 4701879 (1987-10-01), Scarr
patent: 4706221 (1987-11-01), Satoh et al.
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4710935 (1987-12-01), Kim et al.
patent: 4716552 (1987-12-01), Maltiel et al.
patent: 4718041 (1988-01-01), Baglee et al.
patent: 4747072 (1988-05-01), Robinson et al.
patent: 4748439 (1988-05-01), Robinson et al.
patent: 4749887 (1988-06-01), Sanwo et al.
patent: 4775810 (1988-10-01), Suzuki et al.
patent: 4783649 (1988-11-01), Fuchs et al.
patent: 4794559 (1988-12-01), Greenberger
patent: 4799192 (1989-01-01), Wade et al.
patent: 4831585 (1989-05-01), Wade et al.
patent: 4833642 (1989-05-01), Ooi
patent: 4835733 (1989-05-01), Powell
patent: 4931994 (1990-06-01), Matsui et al.
patent: 4989180 (1991-01-01), Lipovski
patent: 4991136 (1991-02-01), Mihara
patent: 5184325 (1993-02-01), Lipovski
patent: 5214715 (1993-05-01), Carpenter
patent: 5285411 (1994-02-01), McAulay
Bush, "As We May Think," Atlantic Monthly, pp. 101-108 (Jul. 1947).
Lee, "Intercommunicating Cells, Basis for a Distributed Logic Computer," Proc. EJCC, pp. 130-136, 192 (1962).
Lee et al., "A Content Addressable Distributed Logic Memory with Applications to Information Retrieval," Proceedings of the IEEE, vol. 51, pp. 924-932 (Jun. 1963).
Crane et al., "Bulk Processing in Distributed Logic Memory," IEEETC, vol. EC-14, pp. 186-196 (Apr. 1965).
Slotnick, "Logic Per Track Devices," Advances in Computers, pp. 291-296 (1971).
M. Batcher, "The Flip Network in Staran," Proc 1976 Int'l Conf. on Parallel Processing, pp. 65-71 (Aug. 1976).
Lipovski, "Architectural Features of CASSM: A Context Addressed Segment Sequential Memory," Proceedings of the 5th ISCA, pp. 31-38 (Apr. 3-5, 1978).
Bray et al., "Data Base Computers," pp. 106-120 (D.C. Heath & Co. 1979).
Hollaar, "Text Retrieval Computers," Computer, vol. 12, No. 3, pp. 40-52 (1979).
Fuchs et al., "Developing Pixel-Planes, A Smart Memory-Based Raster Graphics System," 1982 Conference on Advanced Research in VLSI, pp. 371-380 (MIT Jan. 27, 1982).
IC Memories Data Book, pp. 356-363 (Hitachi Mar. 1987).
Hodges et al., "Dynamic Read-Write Memories," Analysis and Design of Digital Integrated Circuits, Sec. 9.3, pp. 372-380 (McGraw-Hill, 2nd ed. 1988).
Lineback, "SEEQ'S 512-KBIT Flash EEPROMs Support In-System Programming on 12-v Supply" (1988).
Johnson, "Design and Analysis of Fault-Tolerant Digital Systems," pp. 63-65 (Addison-Wesley 1989).
Robinson, "Chameleon: A Pattern Matching Memory System," Technical Report HPL-SAL-89-24 (Hewlett Packard Co. Apr. 19, 1989).
Lipovski, G.J., "A Four Megabit Dynamic Systolic Associative Memory Chip," Dept. of Elec. and Computer Engr., Univ. of Texas, Austin, Texas (Sep. 4, 1990).
Thompson, Karl Kelvin, "Ray Tracing with Amalgams," Dissertation, University of Texas at Austin (May 1991).

Affiliated with

Also associated with

Rating

Parallel associative processor formed from modified dram does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel associative processor formed from modified dram, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel associative processor formed from modified dram will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-807525