Parallel additive scrambler and descrambler

Details Parallel additive scrambler and descrambler Parallel additive scrambler and descrambler

1993-01-27

1994-12-27

Gregory, Bernarr E.

Cryptography

Cryptanalysis

380 33, 380 46, 380 49, 380 50, H04K 102

Patent

active

053772652

ABSTRACT:
Parallel working additive scramblers produce a predetermined pseudorandom sequence of length L in a word generator, which consists of an N-stage shift register. To obtain more than N parallel located pseudorandom sequences, the word generator is connected to a network in which, in addition to the pseudorandom sequences created by modulo-2 addition, other pseudorandom sequences are created with a different phase relation. Performing the linkage operations limits the maximum bit rate sequence that can be transmitted. The entire pseudorandom sequence is stored in a memory (S). The desired pseudorandom sequence is produced in a circular storage (RS) by means of shifting operations. The circular storage (RS) is in the form of a feedback shift register (SR) and is used as the memory (S), in which each of the outputs is connected to an input of an EXOR-gate, in which a pseudorandom sequence is modulo-2 added with a partial stream of a parallelized serial data stream. The partial streams are subsequently converted to parallel-serial form in a multiplexer. Data streams with a higher bit rate sequence are possible.

REFERENCES:
patent: 3784743 (1974-01-01), Schroeder
patent: 4172213 (1979-10-01), Barnes et al.
patent: 4890324 (1989-12-01), Jansen
patent: 5008938 (1991-04-01), Freeburg et al.
patent: 5031129 (1991-07-01), Powell et al.
Abstract of Japanese Pat. Doc. 60-217746, Oct. 31 1985.
Abstract of Japanese Pat. Doc. 2058416, Feb. 27, 1990.
Abstract of Japanese patent Document 59-138138, Aug. 8 1984.
Abstract of Japanese Patent Document 2277329. Nov. 13 1990.
Proc. IEE, vol. 111, No. 11, Nov. 1964, pp. 1803 to 1806 by S. H. Taso, "Generation of delayed replicas of maximal-length linear binary sequences".
Siemens Research and Development, vol. 3 (1974) No. 4, pp. 218 to 224, "Erzeugung von binaren Quasi-Zufallsfolgen hoher Taktirequenz durch Multiplexen" (with English language Abstract of Introduction. K. Mohrmann).
Elektronik 26/30.12.1983, pp. 67 to 70, entitled "Parallel arbeitende Scrambler, Descrambler und Zufallsfolgen-Generatoren" with English translation of the Abstract.

Affiliated with

Also associated with

Rating

Parallel additive scrambler and descrambler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel additive scrambler and descrambler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel additive scrambler and descrambler will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-924634