Parallel adder having removed dependencies

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 750

Patent

active

049425480

ABSTRACT:
A methodology to perform binary addition. An operand A and an operand B are presented as input and an operation is performed that respects the laws of the binary addition. The operation is performed with the use of pseudo generate signals, pseudo transmit signals, pseudo half sum signals, pseudo transmit half sum signals, a new-carry and SUM equations. The SUM equation is described for ripple or parallel configurations. All quantities can be used on single bit boundaries, or extensively for any chosen grouping of bits to accommodate chosen technology or grouping so as to facilitate the design and to increase the performance of hardware-implemented adders under the constraints of a varied technology book set. The invention also describes the implementation of a 32-bit adder that requires no more than three logic stages of delay, using a technology that allows up to 3.times.8 AND-OR books. Its design is achieved with the use of a SUM equation described by the general scheme of the addition and auxiliary functions that reduce the book size needed for the implementation of the sum.

REFERENCES:
patent: 4138731 (1979-02-01), Kamimoto et al.
patent: 4157590 (1979-06-01), Grice et al.
patent: 4348736 (1982-09-01), Weinberger
patent: 4584661 (1986-04-01), Grundland
patent: 4737926 (1988-04-01), Vo et al.
Ling, "High-Speed Binary Adder", IBM J. Res. Develop., vol. #25, #3, pp. 156-166, May 1987.
Hwang, Kai, Computer Arithmetic Prinicples, Architecture, and Design, pp. 84-91.
Weinberger, "High-Speed Programmable Logic Array Adders", IBM Journal of Research and Development, vol. 23, #2, pp. 163-178, Mar. 1979.
Ling, "High Speed Binary Adders", IBM Technical Disclosure Bulletin, vol. 24, #1B, pp. 495-506, Jun. 1981.
Weinberger, "High-Speed Binary Adder", IBM Technical Disclosure Bulletin, vol. 24, #8, pp. 4393-4398, Jan. 1982.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel adder having removed dependencies does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel adder having removed dependencies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel adder having removed dependencies will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-99030

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.