PAPR reduction method using bit reallocation

Details PAPR reduction method using bit reallocation PAPR reduction method using bit reallocation

2007-12-25

2007-12-25

Bayard, Emmanuel (Department: 2611)

Pulse or digital communications

Transmitters

C375S286000

Reexamination Certificate

active

10773179

ABSTRACT:
A PAPR reduction method using bit reallocation is disclosed, which is applied in a multi-carrier system. The lowest total transmission power P is achieved by a bit loading algorithm conditioned on the requirement of total D transmission bits per block. When the PAPR (peak to average power ratio) of the block is larger than a predetermined value A, the bit reallocation is performed to add Δd-bit transmitting data to one sub-carrier and subtract Δd-bit transmitting data from another sub-carrier, thereby continuing bit reallocation until the PAPR meets with the system requirement or an iteration number reaches a predetermined maximal number of iteration L.

REFERENCES:
patent: 5835536 (1998-11-01), May et al.
patent: 7035408 (2006-04-01), Antoine
patent: 7177350 (2007-02-01), Long et al.
patent: 2004/0093545 (2004-05-01), Khandani et al.
patent: 2004/0141548 (2004-07-01), Shattil

Affiliated with

Also associated with

Rating

PAPR reduction method using bit reallocation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PAPR reduction method using bit reallocation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PAPR reduction method using bit reallocation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3831710