1996-03-01
1998-11-17
Harrity, John E.
G06F 900
Patent
active
058389423
ABSTRACT:
A panic trap system recovers from inaccurate results produced from out of order execution of instructions in a processor. The panic trap system includes a fetch mechanism (IFETCH) that fetches instructions from an instruction cache. Two queues receive the instructions from the fetch mechanism and execute the instructions out of order. Specifically, an ALU instruction queue (AQUEUE) receives instructions that are directed to the ALU. A memory instruction queue (MQUEUE) receives instructions that are directed to a data cache (DCACHE) or a main memory. The MQUEUE includes instruction registers and corresponding address reorder buffer slots (ARBSLOTs) for receiving memory instructions and data addresses corresponding to the results of instruction execution, respectively. Trap indicator logic is associated with each ARBSLOT for recognizing an architecturally incorrect execution of a memory instruction and for associating a nonarchitectural panic trap indicator with the instruction after execution. After an instruction is executed in either the AQUEUE or the MQUEUE, it is retired by the retire mechanism. During the retirement process, upon recognizing the panic trap indicator, a trap vector generator associated with the retire mechanism purges instructions from the AQUEUE and the MQUEUE and causes the IFETCH to recommence fetching, beginning with a new instruction address to remedy the panic trap event. Additionally, the panic trap system can be used by the IFETCH and the system interface control for timing and synchronization reasons, and it can be used by the DCACHE to recover from parity errors.
REFERENCES:
patent: 5345569 (1994-09-01), Tran
patent: 5404470 (1995-04-01), Miyake
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5524263 (1996-06-01), Griffth et al.
patent: 5546597 (1996-08-01), Martell et al.
patent: 5546599 (1996-08-01), Song
patent: 5557763 (1996-09-01), Senter et al.
patent: 5584038 (1996-12-01), Papworth et al.
patent: 5621910 (1997-04-01), Nagamatsu
patent: 5625789 (1997-04-01), Hesson et al.
patent: 5625835 (1997-04-01), Ebcioglu et al.
patent: 5627985 (1997-05-01), Fetterman et al.
patent: 5630157 (1997-05-01), Dwyer, III
Implementing Precise Interrupts in Pipelined Processors; Smith et al., IEEE 1988, pp. 562-573.
Implementing Precise Interruptions in Pipelined RISC Processors; Wang et al.; IEEE 1993, pp. 36-43.
Instruction Issue Logic for High-Performance, Interruptible; Multiple Functional Unit, Pipelined Computers, Gurindar S. Sohi, IEEE 1990, pp. 349-359.
A 20 MHz CMOS Reorder Buffer for a Superscalar Microprocessor; Lenell, et al.; 4.sup.th NASA Symposium on VLSI Design 1992, pp. 2.3.1-2.3.12.
Harrity John E.
Hewlett--Packard Company
LandOfFree
Panic trap system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Panic trap system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Panic trap system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895086