Paired bit error rate tester

Details Paired bit error rate tester Paired bit error rate tester

1990-02-02

1992-11-10

Smith, Jerry

Excavating

371 201, G06F 1100

Patent

active

051630516

ABSTRACT:
A Bit Error Rate (BER) test arrangement, composed of two autonomous BER test systems, effects the full-duplex testing of a pair of co-located modems terminating a simulated transmission link by utilizing a single processor to control each independent BER test system and a buffer storage device, preferably a dual-port random access memory and a multiple access memory serving each of the test systems, to post information communicated between the controller processor and each of the test systems. This arrangement minimizes duplication of circuitry by assigning basically identical processing operations of the individual test systems to the single processor.

REFERENCES:
patent: 3534264 (1970-10-01), Blasbalg et al.
patent: 3916379 (1975-10-01), Dulaney et al.
patent: 3934224 (1976-01-01), Dulaney et al.
patent: 4225960 (1980-09-01), Masters
patent: 4268905 (1981-05-01), Johann et al.
patent: 4542507 (1985-09-01), Read
patent: 4661953 (1987-04-01), Venkatesh et al.
patent: 4677619 (1987-06-01), Kawai
patent: 4710924 (1987-12-01), Chum
patent: 4713810 (1987-12-01), Chum
patent: 4720829 (1988-01-01), Fukasawa et al.
patent: 4933939 (1990-06-01), Kendall et al.
patent: 4937811 (1990-06-01), Harris

Affiliated with

Also associated with

Rating

Paired bit error rate tester does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Paired bit error rate tester, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Paired bit error rate tester will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2300126