Patent
1994-10-28
1996-10-08
Evans, Arthur G.
395116, G06K 1500
Patent
active
055639879
ABSTRACT:
Disclosed is a process and apparatus for pagemap memory representation in RISC controlled printers. The technique disclosed optimizes pagemaps in memory to minimize losses in processor efficiency of processors having data caches, TLB's and virtual memory, due to unavailability of desired data in first the data cache, then the random access memory. The technique is particularly applicable to RISC processors having a plurality of table lookaside buffers, each containing the address of a frame or page of memory, each frame comprising a finite number of bytes of data. This is accomplished by dividing the pagemap into one dimensional array of swaths of scans, each swath containing a two dimensional array of words in column major order. Each of said swaths having a height measured in scans which is a function of frame size, data cache line size and set associativity of the data cache, but which is an integral multiple of the number of words in a data cache line. The optimization of set associativity of data cache line utilization is accomplished by determining that the swath height divided by the number of words in a data cache line are not evenly divided by two.
REFERENCES:
patent: 3944989 (1976-03-01), Yamada
patent: 4300206 (1981-11-01), Belleson et al.
patent: 4825386 (1989-04-01), Bogacki
patent: 5084831 (1992-01-01), Morikawa et al.
patent: 5163123 (1992-11-01), Kadono
AFP Application Programming Interface Programming Guide and Reference Release 1.0 (S544-3872-00.
Dick William J.
Evans Arthur G.
International Business Machines - Corporation
Seinberg Saul A.
LandOfFree
Pagemap memory representation in RISC processor printers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pagemap memory representation in RISC processor printers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pagemap memory representation in RISC processor printers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-63628