Page mode erase in a flash memory array

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185120, C365S185180

Reexamination Certificate

active

06359810

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the erase mode in a flash memory array. More particularly, the present invention relates to a page erase mode and multiple page erase mode in a flash memory array.
2. The Prior Art
In a conventional flash memory array, the flash memory array is typically arranged as a matrix of wordlines and bitlines to form intersections with flash memory elements disposed at the intersections in a manner well known to those of ordinary skill in the art. The operations that may be performed on the memory cells in the flash memory array are READ, PROGRAM and ERASE.
The PROGRAM operation is often performed by driving selected bitlines connected to the drain region in the flash memory cells to a first voltage and driving the gates of the flash memory cells connected to selected wordlines to a higher voltage to perform hot electron injection in a manner well known to those of ordinary skill in the art.
The ERASE operation is performed by driving the gate of the flash memory cell to a voltage that is substantially less than a voltage placed on the bitline. In doing so, electrons are tunneled off of the floating gate of the flash memory cells in a manner well known to those of ordinary skill in the art. For conventional flash memory arrays, it is known that either the entire flash memory array may be erased at one time, known as BULK ERASE, or that a sector in the flash memory array may be erased at one time, known as SECTOR ERASE. An example of a BULK ERASE of a flash memory array is found in the paper “A 90 ns 100K Erase-Program Cycle Megabit Flash Memory”, 1989, IEEE International Solid State Circuits Conference, pages 140 and 141, February 1989. An example of a SECTOR ERASE is found in the paper entitled, “A 55 ns 0.35 &mgr;m 5V Only 16M Flash Memory with Deep-Power-Down”, 1996, IEEE International Solid-State Circuits Conference, pages 44 and 45, February 1996.
Constraining the ERASE operation to either a SECTOR or BULK ERASE is done in consideration of the fact that when individual row lines are selected to be erased, there is the possibility the value stored on the floating gate of flash memory cells for unselected rows will be affected due to the occurrence of unintended tunneling. Accordingly, it is an object of the present invention to provide an erase mode wherein only a single row in a sector or multiple rows in a sector may be erased while reducing the disturb phenomenon for flash memory cells in the sector that are not selected.
BRIEF DESCRIPTION OF THE INVENTION
According to the first aspect of the present invention, a PAGE ERASE mode of operation is provided for a sector in a flash memory array. In the PAGE ERASE mode of operation, a preferred tunneling potential of approximately −10 Volts is applied to the gates of the flash memory cells on the row being selected for PAGE ERASE, and the bitlines connected to the drains of the flash memory cells are driven to a preferred voltage of approximately 6.5 Volts. To reduce the unintended erasure of memory cells in rows other than the selected row, a preferred bias voltage of approximately 1 to 2 Volts is applied to the gates of all the flash memory cells in the rows other than the selected row.
According to a second aspect of the present invention, a MULTIPLE PAGE ERASE mode is provided. In the MULTIPLE PAGE ERASE mode, the rows in a sector are partitioned into groups, and more than one row in the group is selected to be erased or corresponding rows in different groups are selected to be erased. In MULTIPLE PAGE ERASE mode a preferred tunneling voltage of approximately −10 Volts to the gates of the flash memory cells in the rows selected for erasure, and the bitlines connected to the drains of the flash memory cells are driven to a preferred voltage of approximately 6.5 Volts. To reduce the occurrence of unintended erasure of flash memory cells on rows that are not selected, a preferred bias voltage of approximately 1 to 2 Volts is applied to the gates of the flash memory cells in rows that have not been selected for erasure.


REFERENCES:
patent: 5270980 (1993-12-01), Pathak et al.
patent: 5278785 (1994-01-01), Hazani
patent: 5365484 (1994-11-01), Cleveland et al.
patent: 5406521 (1995-04-01), Hara
patent: 5416738 (1995-05-01), Shrivastava
patent: 5521866 (1996-05-01), Akaogi
patent: 6118705 (2000-09-01), Gupta et al.
Kynett, et al., “A 90ns 100K Eras/Program Cycle Megabit Flash Memory”, Session 10., Nonvolatile Memories, IEEE International Solid-State Circuits Conferences, Feb. 16, 1989, pp. 140-141.
Venkatesh, et al., “TP 2.7: A 55ns 0.35pm 5V-only 16M Flash Memory With Deep-Power-Down”, ISSCC 96/Session 2/Flash Memory/Paper TP 2.7, 1996 IEEE International Solid-State Circuits Conference, pp. 44-45.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Page mode erase in a flash memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Page mode erase in a flash memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Page mode erase in a flash memory array will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2836730

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.