Page mode access memory controller including plural address latc

Details Page mode access memory controller including plural address latc Page mode access memory controller including plural address latc

1995-03-03

1997-07-01

Gossage, Glenn

Static information storage and retrieval

Magnetic bubbles

Guide structure

39542107, 39542101, 395419, 395494, 36523008, 36523002, 36518907, G06F 1200, G11C 800

Patent

active

056447477

ABSTRACT:
A memory controller for a computer system having a processor and dynamic random access memories (DRAMs) which are grouped into banks, and having multiple latches associated respectively with the groups of DRAMs. Each latch stores a row address from the processor in response to a row address strobe (RAS) signal when the corresponding memory bank is selected and one of the latches is selected corresponding to the selected memory bank. The row address stored in the selected latch is compared by a comparator with a row address from the processor. Initially, a controller accesses the DRAMs of a bank currently selected using a first row address from the processor. If the same row of the selected bank is addressed again, a coincidence is detected by the comparator, and in response, the controller accesses the DRAMs using the same row address and a column address from the processor. If a noncoincidence is detected by the comparator, the controller accesses the DRAMs of the currently selected bank using a second row address and a column address from the processor.

REFERENCES:
patent: 4870622 (1989-09-01), Aria et al.
patent: 4933910 (1990-06-01), Olson et al.
patent: 5034917 (1991-07-01), Bland et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5274786 (1993-12-01), Diehl
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5305277 (1994-04-01), Derwin et al.
patent: 5436869 (1995-07-01), Yoshida
patent: 5522064 (1996-05-01), Aldereguia et al.

Affiliated with

Also associated with

Rating

Page mode access memory controller including plural address latc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Page mode access memory controller including plural address latc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Page mode access memory controller including plural address latc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-605891