Packing valid micro operations received from a parallel decoder

Details Packing valid micro operations received from a parallel decoder Packing valid micro operations received from a parallel decoder

1996-07-03

1997-09-30

Ellis, Richard L.

395250, 395388, G06F 922

Patent

active

056734271

ABSTRACT:
A micro-operation queue for holding a plurality of micro-operations supplied simultaneously by a decoder. A plurality of packing multiplexers are coupled to receive the plurality of micro-operations, and valid bits associated therewith, and to provide packed micro-operation data output in which the valid micro-operations are positioned in adjacent outputs, thereby removing all empty slots. A FIFO queue receives the packed data, in responsive to valid micro-operations, stores the valid micro-operations starting with the next available empty queue location. An embodiment described in which the FIFO queue includes a circular queue with a plurality of entries. In one embodiment, alignment multiplexers for the circular queue are combined with the packing multiplexers, to provide a single-level plurality of packing and aligning multiplexers that has a control system that, responsive to the valid bits of the packed data and the next available pointer of the circular queue, packs, aligns, and stores the micro-operations into the circular queue from where they can be issued.

REFERENCES:
patent: 4050058 (1977-09-01), Garlic
patent: 4199811 (1980-04-01), Borgerson et al.
patent: 4342078 (1982-07-01), Tredennick et al.
patent: 4376976 (1983-03-01), Lahti et al.
patent: 4394736 (1983-07-01), Bernstein et al.
patent: 4399505 (1983-08-01), Druke et al.
patent: 4591972 (1986-05-01), Guyer et al.
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4745544 (1988-05-01), Renner et al.
patent: 4875160 (1989-10-01), Brown, III
patent: 4928223 (1990-05-01), Dao et al.
patent: 5005118 (1991-04-01), Lenoski
patent: 5101344 (1992-03-01), Bonet et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5235686 (1993-08-01), Bosshart
patent: 5293592 (1994-03-01), Fu et al.
patent: 5327536 (1994-07-01), Suzuki
patent: 5371864 (1994-12-01), Chuang
patent: 5381532 (1995-01-01), Suzuki
patent: 5394529 (1995-02-01), Brown, III et al.
Wilson et al., On Tuning the Microarchitecture of an HPS Implementation of the VAX, ACM, 1987, pp. 162-167.
Patt et al., Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers, IEEE 1986, pp. 254-258.
Hwu et al., An HPS Implementation of VAX; Initial Design and Analysis, Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, 1986, pp. 282-291.
Patt et al., Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream, Proceedings of Micro 19 Workshop, Oct. 1986, pp. 1-6.
Popescu, et al., "The Metaflow Architecture", IEEE, 1991, pp. 10-13 and pp. 63-73.
Intel i486.TM. Microprocessor Programmer's Reference Manual (1990), pp. 2-14 through 2-20.

Affiliated with

Also associated with

Rating

Packing valid micro operations received from a parallel decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packing valid micro operations received from a parallel decoder , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packing valid micro operations received from a parallel decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2264029