Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2001-06-14
2008-12-09
Pham, Chi H. (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S395520, C370S397000, C370S399000, C370S409000
Reexamination Certificate
active
07463633
ABSTRACT:
Upon initialization, a VPC is set up between edge nodes. A control processor of each node creates an IP address/VPC mapping table using IP routing information and an address mapping table mapping correspondence between IP addresses and ATM addresses and supplied by a network management system. A gateway assigns a VCC to each packet input to the network. A sending-side edge node inputs the packet to the VPC corresponding to its destination by referring to the IP address/VPC mapping table. A transit node performs packet switching over VP. A receiving-side edge node transfers each packet to the gateway corresponding to its destination. If a series of packets meet a predetermined condition in a given edge node, its control processor sends VCC information to input interfaces of the edge node so that the packets are switched by an ATM switch in the edge node without intervention of the control processor.
REFERENCES:
patent: 5359603 (1994-10-01), McTiffin
patent: 5420858 (1995-05-01), Marshall et al.
patent: 5452296 (1995-09-01), Shimizu
patent: 5463621 (1995-10-01), Suzuki
patent: 5467349 (1995-11-01), Huey et al.
patent: 5809025 (1998-09-01), Timba
patent: 5946313 (1999-08-01), Allan et al.
patent: 6009097 (1999-12-01), Han
patent: 6028860 (2000-02-01), Laubach et al.
patent: 6061349 (2000-05-01), Coile et al.
patent: 6148000 (2000-11-01), Feldman et al.
patent: 6243379 (2001-06-01), Veerina et al.
patent: 6275494 (2001-08-01), Endo et al.
patent: 6304549 (2001-10-01), Srinivasan et al.
patent: 6421321 (2002-07-01), Sakagawa et al.
patent: 6636516 (2003-10-01), Yamano
patent: 6661788 (2003-12-01), Angle et al.
patent: 8125692 (1996-05-01), None
P. Newman, et al, “Flow Labeled IP: A Connectionless Approach to ATM” Proc. IEEE Infocom, M. 1996, pp. 1-10.
C. Hou, Routing Virtual Circuits with Timing Requirements in Virtual Path Based ATM Networks, Department of Electrical and Computer Engineering, The University of Wisconsin, Mar. 24, 1996, pp. 320-328.
P. Newman, et al, “IP Switching and Gigabit Routers”, IEEE Communications Magazine, Jan. 1997, pp. 64-69.
H. Schneider, “The Concept of Virtual Paths and Virtual Channels in ATM-Networks”, X000315092, Mar. 3, 1990, pp. 63-72.
H. Esaki, et al, “High Speed Datagram Delivery over Internet Using ATM Technology” IEICE Trans. Commun. vol. E78-B, No. 8, Aug. 1995, pp. 1208-1217.
G. Chandranmenon et al, “Trading Packet Headers for Packet Processing”, IEEE/ACM, Transactions on Networking, vol. 4, No. 2, Apr. 1996, pp. 141-152.
Abe Hajime
Endo Noboru
Miki Kazuho
Takase Akihiko
Hitachi , Ltd.
Hom Shick
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Pham Chi H.
LandOfFree
Packet switching system, packet switching network and packet... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet switching system, packet switching network and packet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet switching system, packet switching network and packet... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4028410