Packet switched cache coherent multiprocessor system

Details Packet switched cache coherent multiprocessor system Packet switched cache coherent multiprocessor system

1995-03-31

1997-05-27

Shah, Alpesh M.

Boots, shoes, and leggings

395468, 39520015, 364230, 3642418, 364260, 364DIG1, G06F 1300

Patent

active

056340680

ABSTRACT:
A multiprocessor computer system has a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller. All of the sub-systems include a port that transmits and receives data as data packets of a fixed size. At least two of the sub-systems are data processors, each having a respective cache memory and a respective set of master cache tags (Etags), including one cache tag for each data block stored by the cache memory. The system controller maintains a set of duplicate cache tags (Dtags) for each of the data processors. The data processors each include master cache logic for updating the master cache tags, while the system controller includes logic for updating the duplicate cache tags. Memory transaction request logic simultaneously looks up the second cache tag in each of the sets of duplicate cache tags corresponding to the memory transaction request. It then determines which one of the cache memories and main memory to couple to the requesting data processor based on the second cache states and the address tags stored in the corresponding second cache tags. Duplicate cache update logic simultaneously updates all of the corresponding second cache tags in accordance with predefined cache tag update criteria.

REFERENCES:
patent: 4228503 (1980-10-01), Waite et al.
patent: 5036459 (1991-07-01), den Hann et al.
patent: 5166674 (1992-11-01), Baum et al.
patent: 5187780 (1993-02-01), Clark et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5319753 (1994-06-01), MacKenna et al.
patent: 5392446 (1995-02-01), Tower et al.
patent: 5428799 (1995-06-01), Woods et al.
patent: 5428803 (1995-06-01), Chen et al.
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5440698 (1995-08-01), Sindhu et al.
patent: 5495582 (1996-02-01), Chen et al.
"Rochester's Intelligent Gateway"; K.A. Lantz et al.; IEEE, vol. 15, No. 10, Oct. 1982; pp. 54-68.
"An approach to the design of distributed real-time operating systems"; Cvijovic et al.; Microprocessors and Microsystems; vol. 16, No. 2; 1992; pp. 81-89.
"A Second-Level Cache Controller for A Super-Scalar SPARC Procesor"; Chang et al.; 37th IEEE CompCon Conference; 2-24-28-92; pp. 142-151.

Affiliated with

Also associated with

Rating

Packet switched cache coherent multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet switched cache coherent multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet switched cache coherent multiprocessor system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2336440